Battery-Aware Task Mapping for Coarse-Grained Reconfigurable Architecture
スポンサーリンク
概要
- 論文の詳細を見る
Coarse-grained Reconfigurable Architecture (CGRA) is a parallel computing platform that provides both high performance of hardware and high flexibility of software. It is becoming a promising platform for embedded and mobile applications. Since the embedded and mobile devices are usually battery-powered, improving battery lifetime becomes one of the primary design issues in using CGRAs. In this paper, we propose a battery-aware task-mapping method to optimize energy consumption and improve battery lifetime. The proposed method mainly addresses two problems: task partitioning and task scheduling when mapping applications onto CGRA. The task partitioning and scheduling are formulated as a joint optimization problem of minimizing the energy consumption. The nonlinear effects of real battery are taken into account in problem formulation. Using the insights from the problem formulation, we design the task-mapping algorithm. We have used several real-world benchmarks to test the effectiveness of the proposed method. Experiment results show that our method can dramatically lower the energy consumption and prolong the battery-life.
- The Institute of Electronics, Information and Communication Engineersの論文
著者
-
Yin Shouyi
Institute Of Microelectronics Tsinghua University
-
Liu Leibo
Institute Of Microelectronics Tsinghua University
-
Wei Shaojun
Institute Of Microelectronics Tsinghua University
-
SHI Rui
Institute of Microelectronics, Tsinghua University
関連論文
- Compiler Framework for Reconfigurable Computing Architecture
- A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System
- Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System
- CropNET : A Wireless Multimedia Sensor Network for Agricultural Monitoring
- Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
- Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC
- Multi-Battery Scheduling for Battery-Powered DVS Systems
- Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
- Mapping Optimization of Affine Loop Nests for Reconfigurable Computing Architecture
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs
- Parallelization of Computing-Intensive Tasks of SIFT Algorithm on a Reconfigurable Architecture System
- An Inductive-Coupling Interconnected Application-Specific 3D NoC Design
- Battery-Aware Task Mapping for Coarse-Grained Reconfigurable Architecture
- Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features
- Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
- Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features