Wei Shaojun | Institute Of Microelectronics Tsinghua University

スポンサーリンク

概要

関連著者

もっと見る

著作論文

Compiler Framework for Reconfigurable Computing Architecture
A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System
Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System
CropNET : A Wireless Multimedia Sensor Network for Agricultural Monitoring
Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC
Multi-Battery Scheduling for Battery-Powered DVS Systems
Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
Mapping Optimization of Affine Loop Nests for Reconfigurable Computing Architecture
Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs
Parallelization of Computing-Intensive Tasks of SIFT Algorithm on a Reconfigurable Architecture System
An Inductive-Coupling Interconnected Application-Specific 3D NoC Design
Battery-Aware Task Mapping for Coarse-Grained Reconfigurable Architecture
Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features
Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip
Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features

もっと見る

スポンサーリンク