Workfunction Tuning Using Various Impurities for Fully Silicided NiSi Gate
スポンサーリンク
概要
- 論文の詳細を見る
Workfunction tuning by the implantation of various impurities and by changing silicidation conditions was investigated for a fully silicided NiSi gate. In the case of Sb implantation, it was found that the NiSi gate workfunction was decreased by 0.34 eV from 4.60 eV, for an undoped NiSi gate, to 4.26 eV due to the lowering of the silicidation temperature. Ge, which has not been used for workfunction tuning before, induced a decrease in NiSi gate workfunction in the same way. In the case of In implantation, a decrease in accumulation capacitance in capacitance–voltage ($C$–$V$) characteristics was observed. The origin of this problem was found to be void formation at the oxide interface. The voids were also found in NiSi predoped with Sb and silicided at 450°C or lower.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2005-06-15
著者
-
Sano Kousuke
Research Center For Nanodevices And Systems Hiroshima University
-
Ooishi Norihiro
Research Center For Nanodevices And Systems Hiroshima University
-
Hino Masaki
Research Center For Nanodevices And Systems Hiroshima University
-
Shibahara Kentaro
Research Center for Nanodevices and Systems, Hiroshima University, 1-4-2 Kagamiyama, Higashihiroshima 739-8527, Japan
-
Shibahara Kentaro
Reseach Center for Nanodevices and Systems, Hiroshima University, 1-4-2 Kagamiyama, Higashihiroshima, Hiroshima 739-8527, Japan
-
Ooishi Norihiro
Research Center for Nanodevices and Systems, Hiroshima University, 1-4-2 Kagamiyama, Higashihiroshima 739-8527, Japan
-
Hino Masaki
Research Center for Nanodevices and Systems, Hiroshima University, 1-4-2 Kagamiyama, Higashihiroshima 739-8527, Japan
関連論文
- High-Rate GaAs Epitaxial Lift-Off Technique for Optoelectronic Integrated Circuits
- High-Efficiency Micromirrors and Branched Optical Waveguides on Si Chips
- Quantitative Evaluation of Dopant Loss in 5-10 keV As Ion Implantation for Low-Resistive, Ultrashallow Source/Drain Formation
- New Ar-Plasma Cleaning Process for Reduction of Al/TiSi_2 Contact Resistance
- Calculation of Electrical Properties of Novel Double-Barrier Metal Oxide Semiconductor Transistors
- Improvement in Antimony-Doped Ultrashallow Junction Sheet Resistance by Dopant Pileup Reduction at the SiO_2/Si Interface
- Improvement in Sheet Resistance of Sb-Doped Ultra Shallow Junction by Dopant Pileup Reduction at the SiO_2/Si Interface
- Influence of Wafer Material on Defect Generation During Deep Submicron LOCOS Process
- Application of Arsenic Plasma Doping in Three-Dimensional MOS Transistors and the Doping Profile Evaluation
- An Impurity-Enhanced Oxidation Assisted Doping Profile Evaluation for Three-Dimensional and Vertical-Channel Transistors
- Comparative Studies of Perfluorocarbon Alternative Gas Plasmas for Contact Hole Etch
- Effects of Si/Ni Composition Ratio of NixSiy Gate Electrode and Hf/Si Composition Ratio of Hf-Based High-$k$ Insulator on Threshold Voltage Controllability and Mobility of Metal–Oxide–Semiconductor Field-Effect Transistors
- Precise Depth Profiling of Sub-keV Implanted Arsenic
- Function of Phase Switch Layer for Ultra Shallow Junction Formation by Green Laser Annealing
- Workfunction Tuning Using Various Impurities for Fully Silicided NiSi Gate
- Pd_2Si Fully-Silicided Gate : Kinetics of Silicide Formation and Workfunction Tuning
- Ultra-Shallow Junction Formation with Antimony Implantation(Special Issue on Advanced Sub-0.1μm CMOS Devices)
- Gate-extension overlap control by Sb tilt implantation
- Optically Interconnected Kohonen Net for Pattern Recognition
- Accuracy of Secondary Ion Mass Spectrometry Depth Profiling for Sub-keV As+ Implantation
- Workfunction Tuning Using Various Impurities for Fully Silicided NiSi Gate
- Formation Kinetics and Work Function Tuning of Pd2Si Fully Silicided Metal Gate
- Phosphorus-Assisted Low-Energy Arsenic Implantation Technology for N-Channel Metal–Oxide–Semiconductor Field-Effect Transistor Source/Drain Formation Process
- Organic Contamination Dependence of Process-Induced Interface Trap Generation in Ultrathin Oxide Metal Oxide Semiconductor Transistors
- Ultra-Shallow Junction Formation by Green-Laser Annealing with Light Absorber
- Effect of Pulse Duration on Formation of Ultrashallow Junction by Excimer Laser Annealing
- High-Efficiency Micromirrors and Branched Optical Waveguides on Si Chips
- Sheet Resistance Reduction and Crystallinity Improvement in Ultrashallow n+/p Junctions by Heat-Assisted Excimer Laser Annealing