Dynamic Thread Extension for Speculative Multithreading Architectur (計算機アーキテクチャ 研究報告 2001年並列/分散/協調処理に関する『沖縄』サマー・ワークショップ(SWoPP「沖縄」2001)--研究会・連続同時開催--テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
スポンサーリンク
概要
- 論文の詳細を見る
To reduce the effect of thread overheads when executing small threads in speculative multithreading architectures, we propose a mechanism called Dynamic Thread Extension. This mechanism allows the hardware to dynamically combine two or more consective threads and treat them as a single thread. By having the compiler to estimate the size of threads, this mechanism can be implemented with minimal hardware support. Simulation results show that more an average of 13% performance improvement can be achieved.
- 一般社団法人情報処理学会の論文
- 2001-07-25
著者
-
Tanaka H
Institute Of Information Security
-
Tanaka Hidehiko
Department Of Bioresources Chemistry Faculty Of Agriculture Okayama University
-
Tanaka Hidehiko
Institute Of Information Security
-
Tanaka Hidehiko
Graduate School of Electrical Engineering The University of Tokyo
-
Tashiro Daisuke
Hitachi Ltd.
-
SAKAI Shuichi
Graduate Shool of Information Science and Technology, The University of Tokyo
-
Sakai Shuichi
Graduate School Of Information Science And Technology The University Of Tokyo
-
BARLI NIKO
Texas Instruments Japan, Ltd.
-
BARLI NIKO
Graduate School of Information Science and Technology, The University of Tokyo
-
TASHIRO DAISUKE
Graduate School of Information Science and Technology, The University of Tokyo
-
Barli Niko
Texas Instruments Japan Ltd.
関連論文
- Restriction Endonuclease Aor13HI from Acidiphilium organovorum 13H, a New Isoschizomer of BspMII : Purification and Characterization
- Cache Coherence Strategies for Speculative Multithreading CMPs : Characterization and Performance Study(Processor Architecture)
- Cloning and Expression of the Thiobacillus Ferroxidans 3-Isopropylmalate Dehydrogenase Gene in Escherichia coli
- Purification and Some Characteristics of a Monomeric Alanine Racemase from an Extreme Thermophile, Thermus thermophilus
- Alanine Racemase from an Acidophile, Acidiphilium organovorum : Purification and Characterization
- Structural Analysis of the L-Methionine γ-Lyase Gene from Pseudomonas putida^1
- Inhibition of Sulfur Use by Sulfite Ion in Thiobacillus ferrooxidans(Microbiology & Fermentation Industry)
- Purificaion and Some Properties of a Hydrogen Sulfide-binding Protein That Is Involved in Sulfur Oxidation of Thiobacillus ferrooxidans(Microbiology & Fermentation Industry)
- Purification and Characterization of 3-Isopropylmalate Dehydrogenase from Thiobacillus thiooxidans
- Transformation of the Acidophilic Heterotroph Acidiphilium facilis by Electroporation
- Crystal Structure of the Pyridoxal 5'-phosphate Dependent L-Methionine γ-Lyase from Pseudomonas putida
- Role of Tyrosine 114 of L-Methionine γ-lyase from Pseudomonas putida
- Recombinant Expression, Biochemical Characterization and Stabilization through Proteolysis of an L-Glutamate Oxidase from Streptomyces sp. X-119-6
- Purification and Characterization of an Acid Trehalase from Acidobacterium capsulatum
- Representation of Descriptive Name and the Resolution Method with a Semantic Network Structure
- A Procedure for K-Local Testability
- Metallurgical Reactions and Their Relationships to Enhanced Mechanical Strength in Zr-Bearing YBCO Composite Superconductors
- Overproduction and Substrate Specificity of 3-Isopropylmalate Dehydrogenase from Thiobacillus ferrooxidans
- Associating Semantically Structured Cooking Videos with Their Preparation Steps
- Gene Cloning and Characterization of an Acidic Xylanase from Acidobacterium capsulatum
- MIMD Execution by SIMD Computers
- Bus Serialization for Reducing Power Consumption(Processor Architecture)
- Bus Serialization for Reducing Power Consumption
- Way-variable Caches for Static Power Reduction (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
- Way-variable Caches for Static Power Reduction
- The Design of PRESTO: A Framework For Architecture Level Power Estimation (2003年並列/分散/協調処理に関する『松江』サマー・ワークショップ(SWoPP松江2003)研究会・連続同時開催)
- Complexity Analysis of A Cache Controller for Speculative Multithreading Chip Multiprocessors (「ハイパフォーマンスコンピューティングとアーキテクチャの評価」に関する北海道ワークショップ(HOKKE-2003))
- A Hardware/Sofware Approach for Thread Level Control Speculation (計算機アーキテクチャ研究報告 2002年並列/分散/協調処理に関する『湯布院』サマー・ワークショップ(SWoPP湯布院2002))
- Dynamic Thread Extension for Speculative Multithreading Architectur (計算機アーキテクチャ 研究報告 2001年並列/分散/協調処理に関する『沖縄』サマー・ワークショップ(SWoPP「沖縄」2001)--研究会・連続同時開催--テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
- A Thread Partitioning Algorithm using Structural Analysis (計算機アーキテクチャ 研究報告 2000年並列/分散/協調処理に開する『松山』サマー・ワークショップ(SWoPP「松山」2000)--研究会・連続同時開催 テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
- Regulatory Region of Expression of Thiobacillus ferrooxidans leuB Gene in Escherichia coli
- Low-Overhead Architecture for Security Tag
- Concurrency Control of Bulk Access Transactions : a Performance Evaluation
- A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits
- A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits
- A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
- A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
- A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
- Musical Part Separation Based on Perceptual Hierarchy
- HISTOCHEMICAL AND ELECTRON SPIN RESONANCE STUDY OF SERUM METALLOPROTEINS IN DAB HEPATOMA
- VLDP Multipath Execution: Mechanism and Evaluations (計算機アーキテクチャ 研究報告 2001年並列/分散/協調処理に関する『沖縄』サマー・ワークショップ(SWoPP「沖縄」2001)--研究会・連続同時開催--テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
- Delay-Compensation Flip-Flops for Timing-Error Tolerant Circuit Design
- Effect of Acute Paraquat Toxicity on Ascorbic Acid Levels of Liver and Plasma in Mice
- Name Management Algorithm for Consistency Control
- Ultra Dependable Processor
- Parallelism: Are We Still Interested?
- Dynamic Estimation of Task Level Parallelism with Operating System Support(System Evaluation)
- Dynamic Estimation of Task Level Parallelism with Operating System Support
- Zigzag-HVP : A Cost-effective Technique to Mitigate Soft Errors in Caches with Word-based Access(Processor Architecture)
- Synthesis of 5-(Alkylphenylphosphoryl)-5-methyl-3, 4-dihydro-2H-pyrroline N-Oxide as a New Spin Trapping Reagent
- Delay-Compensation Flip-Flop with In-situ Error Monitoring for Low-Power and Timing-Error-Tolerant Circuit Design
- Zigzag-HVP: A Cost-effective Technique to Mitigate Soft Errors in Caches with Word-based Access
- Register Indirect Jump Target Forwarding
- Distributed File Management and Job Management of Network-Oriented Operating System
- Bus Serialization for Reducing Power Consumption
- Bus Serialization for Reducing Power Consumption
- Preparation and characterization of a 345nm absorbing reductant derived from dehydro-L-ascorbic acid.
- Register Indirect Jump Target Forwarding