Register Indirect Jump Target Forwarding

スポンサーリンク

概要

• 論文の詳細を見る

• Object-oriented languages have recently become common, making register indirect jumps more important than ever. In object-oriented languages, virtual functions are heavily used because they improve programming productivity greatly. Virtual function calls usually consist of register indirect jumps, and consequently, programs written in object-oriented languages contain many register indirect jumps. The prediction of the targets of register indirect jumps is more difficult than the prediction of the direction of conditional branches. Many predictors have been proposed for register indirect jumps, but they cannot predict the jump targets with high accuracy or require very complex hardware. We propose a method that resolves jump targets by forwarding execution results. Our proposal dynamically finds the producers of register indirect jumps in virtual function calls. After the execution of the producers, the execution results are forwarded to the processor's front-end. The jump targets can be resolved by the forwarded execution results without requiring prediction. Our proposal improves the performance of programs that include unpredictable register indirect jumps, because it does not rely on prediction but instead uses actual execution results. Our evaluation shows that the IPC improvement using our proposal is as high as 5.4% on average and 9.8% at maximum.

著者

• Goshima Masahiro

  Graduate School Of Informatics Kyoto University

• Sakai Shuichi

  Graduate School Of Information Science And Technology The University Of Tokyo

• Shioya Ryota

  Graduate School Of Information Science And Technology The University Of Tokyo

• SAKAI Shuichi

  Graduate School of Information Science and Technology, The University of Tokyo

• KURATA Naruki

  Graduate School of Information Science and Technology, The University of Tokyo

• TOYOSHIMA Takashi

  Graduate School of Information Science and Technology, The University of Tokyo

• SHIOYA Ryota

  Graduate School of Engineering, Nagoya University

関連論文

• Cache Coherence Strategies for Speculative Multithreading CMPs : Characterization and Performance Study(Processor Architecture)
• ReVolver/C40 : A Scalable Parallel Computer for Volume Rendering-Design and Implementation-(Development of Advanced Computer Systems)
• Associating Semantically Structured Cooking Videos with Their Preparation Steps
• Priority Enhanced Stride Scheduling
• Bus Serialization for Reducing Power Consumption(Processor Architecture)
• Way-variable Caches for Static Power Reduction (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
• Way-variable Caches for Static Power Reduction
• Complexity Analysis of A Cache Controller for Speculative Multithreading Chip Multiprocessors (「ハイパフォーマンスコンピューティングとアーキテクチャの評価」に関する北海道ワークショップ(HOKKE-2003))
• A Hardware/Sofware Approach for Thread Level Control Speculation (計算機アーキテクチャ研究報告 2002年並列/分散/協調処理に関する『湯布院』サマー・ワークショップ(SWoPP湯布院2002))
• Dynamic Thread Extension for Speculative Multithreading Architectur (計算機アーキテクチャ 研究報告 2001年並列/分散/協調処理に関する『沖縄』サマー・ワークショップ(SWoPP「沖縄」2001)--研究会・連続同時開催--テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
• A Thread Partitioning Algorithm using Structural Analysis (計算機アーキテクチャ 研究報告 2000年並列/分散/協調処理に開する『松山』サマー・ワークショップ(SWoPP「松山」2000)--研究会・連続同時開催 テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
• Low-Overhead Architecture for Security Tag
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
• Musical Part Separation Based on Perceptual Hierarchy
• VLDP Multipath Execution: Mechanism and Evaluations (計算機アーキテクチャ 研究報告 2001年並列/分散/協調処理に関する『沖縄』サマー・ワークショップ(SWoPP「沖縄」2001)--研究会・連続同時開催--テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
• Delay-Compensation Flip-Flops for Timing-Error Tolerant Circuit Design
• Ultra Dependable Processor
• Dynamic Estimation of Task Level Parallelism with Operating System Support(System Evaluation)
• Dynamic Estimation of Task Level Parallelism with Operating System Support
• Zigzag-HVP : A Cost-effective Technique to Mitigate Soft Errors in Caches with Word-based Access(Processor Architecture)
• Delay-Compensation Flip-Flop with In-situ Error Monitoring for Low-Power and Timing-Error-Tolerant Circuit Design
• Zigzag-HVP: A Cost-effective Technique to Mitigate Soft Errors in Caches with Word-based Access
• Register Indirect Jump Target Forwarding
• Bus Serialization for Reducing Power Consumption
• Bus Serialization for Reducing Power Consumption
• Register Indirect Jump Target Forwarding

もっと見る 閉じる

スポンサーリンク