Ultra Dependable Processor

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents the processor architecture which provides much higher level dependability than the current ones. The features of it are: (1) fault tolerance and secure processing are integrated into a modern superscalar VLSI processor; (2) light-weight effective soft-error tolerant mechanisms are proposed and evaluated; (3) timing errors on random logic and registers are prevented by low-overhead mechanisms; (4) program behavior is hidden from the outer world by proposed address translation methods; (5) information leakage can be avoided by attaching policy tags for all data and monitoring them for each instruction execution; (6) injection attacks are avoided with much higher accuracy than the current systems, by providing tag trackings; (7) the overall structure of the dependable processor is proposed with a dependability manager which controls the detection of illegal conditions and recovers to the normal mode; and (8) an FPGA-based testbed system is developed where the system clock and the voltage are intentionally varied for experiment. The paper presents the fundamental scheme for the dependability, elemental technologies for dependability and the whole architecture of the ultra dependable processor. After showing them, the paper concludes with future works.

• （社）電子情報通信学会の論文
• 2008-09-01

著者

• Goshima Masahiro

  Graduate School Of Informatics Kyoto University

• Sakai Shuichi

  Graduate School Of Information Science And Technology The University Of Tokyo

• IRIE Hidetsugu

  Graduate School of Information Science and Technology, The University of Tokyo

• Irie Hidetsugu

  Graduate School Of Information Science And Technology The University Of Tokyo

• GOSHIMA Masahiro

  Graduate School of Information Science and Technology, The University of Tokyo

関連論文

• Cache Coherence Strategies for Speculative Multithreading CMPs : Characterization and Performance Study(Processor Architecture)
• ReVolver/C40 : A Scalable Parallel Computer for Volume Rendering-Design and Implementation-(Development of Advanced Computer Systems)
• Associating Semantically Structured Cooking Videos with Their Preparation Steps
• Priority Enhanced Stride Scheduling
• Bus Serialization for Reducing Power Consumption(Processor Architecture)
• Way-variable Caches for Static Power Reduction (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
• Way-variable Caches for Static Power Reduction
• Complexity Analysis of A Cache Controller for Speculative Multithreading Chip Multiprocessors (「ハイパフォーマンスコンピューティングとアーキテクチャの評価」に関する北海道ワークショップ(HOKKE-2003))
• A Hardware/Sofware Approach for Thread Level Control Speculation (計算機アーキテクチャ研究報告 2002年並列/分散/協調処理に関する『湯布院』サマー・ワークショップ(SWoPP湯布院2002))
• Dynamic Thread Extension for Speculative Multithreading Architectur (計算機アーキテクチャ 研究報告 2001年並列/分散/協調処理に関する『沖縄』サマー・ワークショップ(SWoPP「沖縄」2001)--研究会・連続同時開催--テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
• A Thread Partitioning Algorithm using Structural Analysis (計算機アーキテクチャ 研究報告 2000年並列/分散/協調処理に開する『松山』サマー・ワークショップ(SWoPP「松山」2000)--研究会・連続同時開催 テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
• Low-Overhead Architecture for Security Tag
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
• A Cost-effective Technique to Mitigate Soft Errors in Logic Circuits (デザインガイア2004--VLSI設計の新しい大地を考える研究会)
• Musical Part Separation Based on Perceptual Hierarchy
• VLDP Multipath Execution: Mechanism and Evaluations (計算機アーキテクチャ 研究報告 2001年並列/分散/協調処理に関する『沖縄』サマー・ワークショップ(SWoPP「沖縄」2001)--研究会・連続同時開催--テーマ:並列/分散/協調システムの支援アーキテクチャ技術と評価)
• Delay-Compensation Flip-Flops for Timing-Error Tolerant Circuit Design
• Ultra Dependable Processor
• Dynamic Estimation of Task Level Parallelism with Operating System Support(System Evaluation)
• Dynamic Estimation of Task Level Parallelism with Operating System Support
• Zigzag-HVP : A Cost-effective Technique to Mitigate Soft Errors in Caches with Word-based Access(Processor Architecture)
• Delay-Compensation Flip-Flop with In-situ Error Monitoring for Low-Power and Timing-Error-Tolerant Circuit Design
• Computation-Communication Overlap of Linpack on a GPU-Accelerated PC Cluster
• Zigzag-HVP: A Cost-effective Technique to Mitigate Soft Errors in Caches with Word-based Access
• Register Indirect Jump Target Forwarding
• Bus Serialization for Reducing Power Consumption
• Bus Serialization for Reducing Power Consumption
• FPGA-based Implementation of Sliding-Window Aggregates over Disordered Data Streams
• FPGA-based Implementation of Sliding-Window Aggregates over Disordered Data Streams
• FPGA-based Implementation of Sliding-Window Aggregates over Disordered Data Streams
• Register Indirect Jump Target Forwarding

もっと見る 閉じる

スポンサーリンク