FOREWORD (Special Section on Digital Signal Processing)
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人電子情報通信学会の論文
- 1999-08-25
著者
-
Shibata Tadashi
Department Of Electrical Engineering And Information Systems School Of Engineering The University Of
-
Kikuchi Hisakazu
Niigata Univ. Niigata Jpn
関連論文
- Error Analysis for Ultra-Wideband DS-and Hybrid DS/TH-CDMA with Arbitrary Chip-Duty(Papers Selected from 2005 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2005))
- Error Performance of DS-CDMA over Multipath Channel Using Selective Rake Receiver(Wide Band Systems)
- On Rake Reception of Ultra Wideband Signals over Multipath Channels from Energy Capture Perspective(RAKE Receiver, Ultra Wideband Systems)
- Evaluation of Selective Rake Receiver in Direct Sequence Ultra Wideband Communications(Mobile Communication)(Multi-dimensional Mobile Information Networks)
- Electron Spin Resonance in One-Dimensional Antiferromagnet CuGeO_3
- Analog Edge-Filtering Processor Employing Only-Nearest-Neighbor Interconnects
- Fully-Parallel VLSI Implementation of Vector Quantization Processor Using Neuron-MOS Technology (Special Issue on Integrated Electronics and New System Paradigms)
- A Comparative Examination of Ion Implanted n^+p Junctions Annealed at 1000℃ and 450℃
- Effect of Substrate Boron Concentration on the Integrity of 450℃-Annealed Ion-Implanted Junctions
- Reducing Reverse-Bias Current in 450℃-Annealed n^+p Junction by Hydrogern Radical Sintering
- Neuron MOS Analog/Digital Merged Circuit Technology For Center-Of-Mass Tracker Circuit
- Oscillatory High-Field Magnetization in LaP Doped with Ce
- An Ego-Motion Detection System Employing Directional-Edge-Based Motion Field Representations
- A-5-12 The Effects of Timing Jitter on Rake Reception of DS-UWB Signal over Multipath Environment(A-5. ワイドバンドシステム, 基礎・境界)
- Forward Link Performance of Data Packet Transmission in an Aeronautical CDMA Cellular System(Terrestrial Radio Communications)
- Online SNR and Fading Parameter Estimation for Parallel Combinatorial SS Systems in Nakagami Fading Channels(Papers Selected from 2003 International Technical Conference on Circuits/Systems, Computers and Communications(ITC-CSCC 2003))
- Generalized Spatial Correlation Equations for Antenna Arrays in Wireless Diversity Reception : Exact and Approximate Analyses(Antenna and Propagation)
- Cell Boundary Shifting with Power Ratio Control and Tilted Antenna Arrays in a Cellular Wireless Communications(Communications Systems)(Information Theory and Its Applications)
- SA-3-16 Effects of Partial Band Jamming on Optimum Spreading Bandwidth for Generalized Selection Combining
- Spatial Correlation Functions for a Circular Antenna Array and Their Applications in Wireless Communication Systems(Special Section on Multi-dimensional Mobile Information Networks)
- Performance Analysis of a DS-CDMA Cellular System with Cell Splitting into Macrocell and Microcell Architecture(Terrestrial Radio Communications)
- Performance Investigation of Two Transmit Diversity Schemes with Perfect/Imperfect Channel Evaluation in Wireless Communications(Special Issue on Mobile Multimedia Communications)
- Distribution of ISR and Its Optimization in Performance Evaluation of Forward Link in Cellular Mobile Radio Systems
- Forward Link Performance of TDMA/W-CDMA Spectrum Overlaid System with Interference Cancellation for Future Wireless Communications(Special Section on Multi dimensional Mobile Information Networks)
- Optimization of Dynamic Allocation of Transmitter Power in a DS-CDMA Cellular System Using Genetic Algorithms(Special Section on Information Theory and Its Applications)
- Impact of Chip Duty Factor on DS, TH and DS-TH UWB Systems over Multipath and Multi-user Environment
- Impact of Chip Duty Factor in DS-UWB Systems over Indoor Multipath Environment(Wide Band Systems)
- Impact of Timing Jitter on DS-UWB and Hybrid DS-Multiband-UWB Systems with Rake Reception over Multipath Environment(Papers Selected from 2005 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC
- A-5-15 Impact of Chip Duty Factor in TH-UWB and DS-TH-UWB Systems over Indoor Multipath Environment
- A Compact Memory-Merged Vector-Matching Circuitry for Neuron-MOS Associative Processor (Special Issue on Integrated Electronics and New System Paradigms)
- A Simple Exact Error Rate Analysis for DS-CDMA with Arbitrary Pulse Shape in Flat Nakagami Fading
- Exact Error Rate Analysis for Pulsed DS- and Hybrid DS/TH-CDMA in Nakagami Fading
- Lossless-by-Lossy Coding for Scalable Lossless Image Compression
- Color Demosaicing Using Asymmetric Directional Interpolation and Hue Vector Smoothing
- Equivalent Parallel Structure of Deinterlacer Banks and Its Application to Optimal Bit-Rate Allocation(Digital Signal Processing)
- SCALABLE LOSSLESS COLOR IMAGE COMPRESSION BY A LOSSLESS-BY-LOSSY APPROACH(International Workshop on Advanced Image Technology 2007)
- Parameter Embedding in Motion-JPEG2000 through ROI for Variable-Coefficient Invertible Deinterlacing(Image Processing and Video Processing)
- A New Color Demosaicing Method Using Asymmetric Average Interpolation and Its Iteration(Image, Papers Selected from the 19th Symposium on Signal Processing)
- 可逆デインタレース処理を組込んだMotion JPEG2000のロスレス実現(画像処理)
- SPATIO-TEMPORAL MULTI-RESOLUTION ANALYSIS THROUGH HIERARCHICAL DEINTERLACER BANKS(International Workshop on Advanced Image Technology 2005)
- A Parameter Decimation Technique for Variable-Coefficient Invertible Deinterlacing(Papers Selected from 2003 International Technical Conference on Circuits/Systems, Computers and Communications(ITC-CSCC 2003))
- A Lifting Implementation of Variable-Coefficient Invertible Deinterlacer with Embedded Motion Detector(Digital Signal Processing)
- Lifting Architecture of Invertible Deinterlacing
- Online SNR Estimation for Parallel Combinatorial SS Systems in Nakagami Fading Channels(Special Section on Spread Spectrum Techniques and Applications)
- Low Power Neuron-MOS Technology for High-Functionality Logic Gate Synthesis (Special Issue on New Concept Device and Novel Architecture LSIs)
- A-4-37 Extraction of a Rete Process Boundary for the Diagnosis of Oral Borderline Malignancies
- Minimizing Wafer Surface Damage and Chamber Material Contamination in New Plasma Processing Equipment
- An Analog Edge-Filtering Processor Employing Only-Nearest-Neighbor Interconnects
- Hot-Carrier-Immunity Degradation in Metal Oxide Semiconductor Field Effect Transistors Caused by Ion-Bombardment Processes
- New compact and power-efficient implementations of rank-order-filters and sorting engines using time-domain computation technique (画像工学)
- New compact and power-efficient implementations of rank-order-filters and sorting engines using time-domain computation technique (信号処理)
- New compact and power-efficient implementations of rank-order-filters and sorting engines using time-domain computation technique (集積回路)
- A Right-Brain/Left-Brain Integrated Associative Processor Employing Convertible MIMD Elements
- A High-Performance Ramp-Voltage-Scan Winner-Take-All Circuit in an Open Loop Architecture
- A High-Performance Time-Domain Winner-Take-All Circuit Employing OR-Tree Architecture
- Automatic Defect Pattern Detection on LSI Wafers Using Image Processing Techniques
- Optimizing Vector-Quantization Processor Architecture for Intelligent Query-Search Applications
- Optimizing Associative Processor Architecture for Intelligent Internet Search Applications
- A Computer-Aided Distinction Method of Borderline Grades of Oral Cancer
- A Compact and Power-Efficient Implementation of Rank Order Filters Using Time-Domain Digital Computation Technique
- FOREWORD (Special Section of Papers Selected from 1995 Joint Technical Conference on Circuits/Systems, Computers and Communications (JTC-CSCC'95))
- An Optimum Design of Error Diffusion Filters Using the Blue Noise in All Graylevels
- Tone-aware halftoning using optimized error diffusion filters based on blue noise patterns (Special section on papers awarded the Student Paper Award at NCSP'10)
- Neuron-MOS Parallel Search Hardware for Real-Time Signal Processing
- Superior Generalization Capability of Hardware-Learing Algorithm Developed for Self-Learning Neuron-MOS Neural Networks
- Performance Bounds in Convolutional Coded Parallel Combinatorial SS Systems(Special Section on Multi-dimensional Mobile Information Networks)
- Iterative Demodulation and Decoding for Parallel Combinatorial SS Systems(Special Section on Spread Spectrum Techniques and Applications)
- Intelligent Signal Processing Based on a Psychologically-Inspired VLSI Brain Model(Special Section on the Trend of Digital Signal Processing and Its Future Direction)
- Functionality Enhancement in Elemental Devices for Implementing Intelligence on Integrated Circuits (Special Issue on New Concept Device and Novel Architecture LSIs)
- A Moving-Object-Localization Hardware Algorithm Employing OR-Amplification of Pixel Activities
- A Compact Bell-Shaped Analog Matching Cell Module for Digital-Memory-Based Associative Processors
- Four-Terminal Device Electronics for Intelligent Silicon Integrated Systems
- An Edge Cache Memory Architecture for Early Visual Processing VLSIs
- FOREWORD (Special Section on Digital Signal Processing)
- Hardware Architecture for Pseudo-2D Hidden-Markov-Model-Based Face Recognition System Employing Laplace Distribution Functions
- Compact Bell-Shaped Analog Matching-Cell Module for Digital-Memory-Based Associative Processors
- A Hardware-Implementation-Friendly Pulse-Coupled Neural Network Algorithm for Analog Image-Feature-Generation Circuits
- A Simple Random Noise Generator Employing Metal-Oxide-Semiconductor-Field-Effect-Transistor Channel $kT/C$ Noise and Low-Capacitance Loading Buffer
- Hardware Architecture for Pseudo-Two-Dimensional Hidden-Markov-Model-Based Face Recognition Systems Employing Laplace Distribution Functions
- Moving-Object-Localization Hardware Algorithm Employing OR-Amplification of Pixel Activities
- Real-Time Very Large-Scale Integration Recognition System with an On-Chip Adaptive K-Means Learning Algorithm
- Compact and Power-Efficient Implementation of Rank-Order Filters Using Time-Domain Digital Computation Technique