Compact Bell-Shaped Analog Matching-Cell Module for Digital-Memory-Based Associative Processors
スポンサーリンク
概要
- 論文の詳細を見る
A compact analog matching-cell module compatible with integration with digital memories has been developed, aiming at building small-area low-power associative processors. The matching cell utilizes bell-shaped current–voltage ($I$–$V$) characteristics to create a primitive function of data correlation. The key feature in the present work is the proposal of a calibration scheme that can mitigate the problem of device mismatch caused by process variations. In addition, the matching cell requires only eight n-channel metal–oxide–semiconductor field-effect transistors (NMOS transistors) to implement, enabling a very compact implementation of a matching-cell array. The proof-of-concept chip was fabricated using 0.35 μm complementary MOS (CMOS) technology, and the concept has been verified by measurement results. A matching time of less than 2.2 μs at the operating frequency of 33.3 MHz has been shown, which is, in principle, independent of the number of template vectors. Furthermore, the current consumption can be made as small as 80 nA per matching cell when the cell is operated in the subthreshold regime. This matching-cell module, therefore, is promising for building low-power and compact pattern-matching systems in combination with high-density digital memory technologies.
- 2008-04-25
著者
-
Shibata Tadashi
Department Of Electrical Engineering And Information Systems School Of Engineering The University Of
-
Bui Trong
Department Of Frontier Informatics Graduate School Of Frontier Sciences The University Of Tokyo
-
Shibata Tadashi
Department of Frontier Informatics, Graduate School of Frontier Sciences, The University of Tokyo, 5-1-5 Kashiwanoha, Kashiwa, Chiba 277-8561, Japan
-
Bui Trong
Department of Frontier Informatics, Graduate School of Frontier Sciences, The University of Tokyo, 5-1-5 Kashiwanoha, Kashiwa, Chiba 277-8561, Japan
関連論文
- Electron Spin Resonance in One-Dimensional Antiferromagnet CuGeO_3
- Analog Edge-Filtering Processor Employing Only-Nearest-Neighbor Interconnects
- Fully-Parallel VLSI Implementation of Vector Quantization Processor Using Neuron-MOS Technology (Special Issue on Integrated Electronics and New System Paradigms)
- A Comparative Examination of Ion Implanted n^+p Junctions Annealed at 1000℃ and 450℃
- Effect of Substrate Boron Concentration on the Integrity of 450℃-Annealed Ion-Implanted Junctions
- Reducing Reverse-Bias Current in 450℃-Annealed n^+p Junction by Hydrogern Radical Sintering
- Neuron MOS Analog/Digital Merged Circuit Technology For Center-Of-Mass Tracker Circuit
- Oscillatory High-Field Magnetization in LaP Doped with Ce
- An Ego-Motion Detection System Employing Directional-Edge-Based Motion Field Representations
- A Compact Memory-Merged Vector-Matching Circuitry for Neuron-MOS Associative Processor (Special Issue on Integrated Electronics and New System Paradigms)