Cell Transistor Design Using Self-Aligned Local Channel Implant(SALCI) for 4Gb DRAMs and Beyond

スポンサーリンク

概要

論文の詳細を見る
1997-09-16

著者

関連論文

High Density and Ultra-Low Power Mobile SRAM Using the Novel Double S^3 (Stacked Single-crystal Silicon) Technology and KrF lithography
Self-Aligned Local Channel Implantation Using Reverse Gate Pattern for Deep Submicron Dynamic Random Access Memory Cell Transistors
Cell Transistor Design Using Self-Aligned Local Channel Implant(SALCI) for 4Gb DRAMs and Beyond
Fabrication of Thick Silicon Dioxide Air-Bridge for RF Application Using Micromachining Technology
Characteristics of Piezoresistive Mass Flow Sensors Fabricated by Porous Silicon Micromachining
Tunnel Oxide Optimization to Improve Post-Cycling Retention of Flash Memories
Highly Reliable 256Mb NOR Flash MLC with Self-Aligned Process and Controlled Edge Profile
Ge_2Sb_2Te_5 Confined Structures and Integration of 64Mb Phase-Change Random Access Memory
Optimization of Ring Type Electrode Process for High Density PRAM
Novel Capacitor Structure Using Sidewall Spacer for Highly Reliable Ferroelectric Random Access Memory Device
Robust Three-Metallization Back End of Line Process for 0.18μm Embedded Ferroelectric Random Access Memory
Current Development Status and Future Challenge of FeRAM Technologies
Deep Trench Isolation for Pixel Crosstalk Suppression in Active Pixel Sensor with 1.7μm pixel pitch
Highly Reliable Ring Type Contact Scheme for High Density PRAM
A Novel NAND Flash Technology with Selective Epitaxial Growth Plug Structure for the Improvement in HV Transistor Breakdown Voltage
Robust 2-D Stack Capacitor Technologies for 64Mb 1T1C FRAM
GST Confined Structure and Integration of 64Mb PRAM
Robust 3-Metallization BEOL Process for 0.18μm Embedded FRAM
Integration and Electrical Properties of Novel Ferroelectric Capacitors for 0.25μm 1 Transistor 1 Capacitor Ferroelectric Random Access Memory (1T1C FRAM)
Novel Capacitor Technology for Sub-Quarter Micron 1T1C FRAM
Invited Integration Technologies for High Density Emerging New Memories (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
Invited Integration Technologies for High Density Emerging New Memories (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
Dynamic Data Retention Degradation in FD-SOI DRAM Cells Due to Source-Induced Charge Accumulation(SICA) Effect
Highly Manufacturable 64M bit Ultra Low Power SRAM Using a Novel 3-Dimensional S^3 (Stacked Single-crystal Si) Cell Technology
Deep Trench Isolation for Crosstalk Suppression in Active Pixel Sensors with 1.7 μm Pixel Pitch
High Density FRAM Technology
Source-Bias Dependent Charge Accumulation in P^+-Poly Gate SOI Dynamic Random Access Memory Cell Transistors
Scalable Wordline Shielding Scheme using Dummy Cell beyond 40 nm NAND Flash Memory for Eliminating Abnormal Disturb of Edge Memory Cell

もっと見る

スポンサーリンク