A Novel NAND Flash Technology with Selective Epitaxial Growth Plug Structure for the Improvement in HV Transistor Breakdown Voltage
スポンサーリンク
概要
- 論文の詳細を見る
- 2006-09-13
著者
-
KIM Kinam
Semiconductor R&D Center, Samsung Electronics Co. Ltd.
-
Kim Kinam
Memory Business Samsung Electronics Co. Ltd.
-
Kang Chang-seok
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Sim Jae-sung
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Shin Yoo-cheol
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Jeon Sanghun
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Kim Kinam
Semiconductor R & D Center Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
KANG Changseok
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
ROH Ukjin
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
LEE Chang-Hyun
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
SHIN Yoocheol
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
SIM Jaesung
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
KIM Juhyung
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
SEL Jongsun
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
JEONG Younseok
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
JUNG Wonseok
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
CHOI Jungdal
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., LTD.
-
Roh Ukjin
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Kim Juhyung
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Sel Jong-sun
Memory Business Samsung Electronics Co. Ltd.
-
Jung Wonseok
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Jeong Younseok
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Jeong Younseok
Semiconductor Device And Material Laboratory Samsung Advanced Institute Of Technology (sait)
-
Choi Jungdal
Memory Business Samsung Electronics Co. Ltd.
-
Lee Chang‐hyun
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Lee Chang-hyun
Semiconductor R&d Center Memory Business Samsung Electronics Co. Ltd.
-
Choi Jungdal
Semiconductor R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Kiheung-Gu, Yongin-City, Kyunggi-Do 449-711, Korea
関連論文
- Self-Aligned Local Channel Implantation Using Reverse Gate Pattern for Deep Submicron Dynamic Random Access Memory Cell Transistors
- Cell Transistor Design Using Self-Aligned Local Channel Implant(SALCI) for 4Gb DRAMs and Beyond
- The Electrical Properties of Concave-type (Ba,Sr) TiO_3 Capacitors for Advanced Memories
- The Electrical Properties of Concave-type (Ba,Sr) TiO_3 Capacitors for Advanced Memories
- The Electrical Properties of Concave-type (Ba,Sr) TiO_3 Capacitors for Advanced Memories
- Improved write methods for 64Mb Phase-change Random Access Memory(PRAM) (ISSCC特集3 不揮発性メモリ)
- Improved write methods for 64Mb Phase-change Random Access Memory (PRAM)
- Data Retention Characteristics of MONOS Devices with High-k Dielectrics and High-work Function Metal-gates for Multi-gigabit Flash Memory
- Current Development Status and Future Challenge of FeRAM Technologies
- Deep Trench Isolation for Pixel Crosstalk Suppression in Active Pixel Sensor with 1.7μm pixel pitch
- A Novel NAND Flash Technology with Selective Epitaxial Growth Plug Structure for the Improvement in HV Transistor Breakdown Voltage
- Scalable Wordline Shielding Scheme using Dummy Cell beyond 40nm NAND Flash Memory for Eliminating Abnormal Disturb of Edge Memory Cell
- Retention Mechanism of Localized Silicon–Oxide–Nitride–Oxide–Silicon Embedded NOR Device
- Dynamic Data Retention Degradation in FD-SOI DRAM Cells Due to Source-Induced Charge Accumulation(SICA) Effect
- Deep Trench Isolation for Crosstalk Suppression in Active Pixel Sensors with 1.7 μm Pixel Pitch
- Source-Bias Dependent Charge Accumulation in P^+-Poly Gate SOI Dynamic Random Access Memory Cell Transistors
- Scalable Wordline Shielding Scheme using Dummy Cell beyond 40 nm NAND Flash Memory for Eliminating Abnormal Disturb of Edge Memory Cell