Highly Reliable Ring Type Contact Scheme for High Density PRAM
スポンサーリンク
概要
- 論文の詳細を見る
- 2005-09-13
著者
-
Kim Kinam
Advanced Technology Development 2 Team Semiconductor R&d Center Memory Division Samsung Electron
-
Kim K
Samsung Electronics Co. Ltd. Kyungki‐do Kor
-
PARK Jae-Hyun
Advanced Technology Development, Semiconductor R&D Centre, Samsung Electronics Co. Ltd.
-
RYOO K.
Advanced Technology Development, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
SONG Y.
Advanced Technology Development, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
JEONG C.
Advanced Technology Development, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
OH J.
Advanced Technology Development, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
PARK J.
Advanced Technology Development, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
SHIN J.
Advanced Technology Development, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
JEONG G.
Advanced Technology Development, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
JEONG H.
Advanced Technology Development, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
Yeung F.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Ryoo K.
Advanced Technology Development Semiconductor R&d Div. Samsung Electronics Co. Ltd
-
Jeoung H.
Advanced Technology Team 2 Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Kim Kinam
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Lee S
Advanced Technology Team 2 Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Oh J.
Advanced Technology Development Semiconductor R&d Div. Samsung Electronics Co. Ltd
-
Lee S.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Park J.
Advanced Technology Development Team I Memory Division Semiconductor Business Samsung Electronics Co
-
Park J.
Advanced Technology Team 2 Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
AHN S.
Advanced Technology Development, Samsung Electronics Co., Ltd
-
HWANG Y.
Advanced Technology Development, Samsung Electronics Co., Ltd
-
JEONG W.
Advanced Technology Development, Samsung Electronics Co., Ltd
-
KIM Y.
CAE Team, Semiconductor R&D Div., Samsung Electronics Co., Ltd
-
KOH K.
Advanced Technology Development, Samsung Electronics Co., Ltd
-
KIM K.
Advanced Technology Development, Samsung Electronics Co., Ltd
-
Kim Y.
Cae Team Semiconductor R&d Div. Samsung Electronics Co. Ltd
-
Ahn S.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Hwang Y.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Jeong C.
Advanced Technology Development Semiconductor R&d Div. Samsung Electronics Co. Ltd
-
Kim K.
Advanced Technology Development Semiconductor R&d Centre Samsung Electronics Co. Ltd
-
Jeong H.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Kim K.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Park J.
Advanced Technology Development 2 Team Semiconductor R&d Center Memory Division Samsung Electron
-
Lee S.
Advanced Technology Development Semiconductor R&d Centre Samsung Electronics Co. Ltd
-
Kim K.
Advanced Composites Center Daewoo Heavy Industries Ltd.
-
Jeong G.
Advanced Technology Development Semiconductor R&d Div. Samsung Electronics Co. Ltd
-
Song Y.
Advanced Technology Development Semiconductor R&d Div. Samsung Electronics Co. Ltd
-
Koh K.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Jeong W.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Park J.
Advanced Technology Development Samsung Electronics Co. Ltd
-
Jeong H.
Advanced Technology Development 2 Team Semiconductor R&d Center Memory Division Samsung Electronics Co. Ltd.
-
Park Jae-Hyun
Advanced Technology Development Team, Semiconductor R&D Centre, Samsung Electronics Co., Ltd., San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do 449-711, Korea
関連論文
- High Density and Ultra-Low Power Mobile SRAM Using the Novel Double S^3 (Stacked Single-crystal Silicon) Technology and KrF lithography
- Self-Aligned Local Channel Implantation Using Reverse Gate Pattern for Deep Submicron Dynamic Random Access Memory Cell Transistors
- Cell Transistor Design Using Self-Aligned Local Channel Implant(SALCI) for 4Gb DRAMs and Beyond
- Tunnel Oxide Optimization to Improve Post-Cycling Retention of Flash Memories
- Highly Reliable 256Mb NOR Flash MLC with Self-Aligned Process and Controlled Edge Profile
- Microstructure of YBa_2Cu_3O_ Superconductor Synthesized with Y_2BaCuO_5, BaCuO_2 and CuO
- The Reaction Sequence in the System Y_2BaCuO_5-BaCuO_2-CuO for YBa_2Cu_3O_ Formation
- Ge_2Sb_2Te_5 Confined Structures and Integration of 64Mb Phase-Change Random Access Memory
- Optimization of Ring Type Electrode Process for High Density PRAM
- Suppression of Storage Node Contact Distortion for Gigabit-Scale DRAM with COB Structure
- Novel Capacitor Structure Using Sidewall Spacer for Highly Reliable Ferroelectric Random Access Memory Device
- Robust Three-Metallization Back End of Line Process for 0.18μm Embedded Ferroelectric Random Access Memory
- Endurance Characterization of Ferroelectric Cell in 64Mb FRAM Device By Analyzing the Space Charge Concentration
- Highly Reliable Ring Type Contact Scheme for High Density PRAM
- Programming Characteristics of PRAM
- Robust 2-D Stack Capacitor Technologies for 64Mb 1T1C FRAM
- GST Confined Structure and Integration of 64Mb PRAM
- Robust 3-Metallization BEOL Process for 0.18μm Embedded FRAM
- Integration and Electrical Properties of Novel Ferroelectric Capacitors for 0.25μm 1 Transistor 1 Capacitor Ferroelectric Random Access Memory (1T1C FRAM)
- Novel Capacitor Technology for Sub-Quarter Micron 1T1C FRAM
- Cost-Effective and Highly Reliable 6F2 Multi-Gigabit DRAM in 60nm Technology Node for Low Power and High Performance Applications
- Invited Integration Technologies for High Density Emerging New Memories (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Invited Integration Technologies for High Density Emerging New Memories (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Highly Manufacturable 64M bit Ultra Low Power SRAM Using a Novel 3-Dimensional S^3 (Stacked Single-crystal Si) Cell Technology
- Ring Contact Electrode Process for High Density Phase Change Random Access Memory
- Highly Reliable Ring-Type Contact for High-Density Phase Change Memory
- High Density FRAM Technology
- A MOCVD TiSiN/Ta Barrier Metal for Improved EM Performance and Low Via/line Resistance using Direct Contact Via (DCV) Process for Sub-65nm Technology
- Ge2Sb2Te5 Confined Structures and Integration of 64 Mb Phase-Change Random Access Memory
- A stress analysis of a mechanical joint for carbon composite rods