Suppression of Storage Node Contact Distortion for Gigabit-Scale DRAM with COB Structure

スポンサーリンク

概要

論文の詳細を見る
2000-08-28

著者

関連論文

Optimization of Ring Type Electrode Process for High Density PRAM
A Technology for Suppressing Inter-Layer Dielectric Crack in a High Density DRAM
Suppression of Storage Node Contact Distortion for Gigabit-Scale DRAM with COB Structure
Inter-Layer Dielectric Reliability on 1GDRAM with COB Structure
Endurance Characterization of Ferroelectric Cell in 64Mb FRAM Device By Analyzing the Space Charge Concentration
Highly Reliable Ring Type Contact Scheme for High Density PRAM
Robust 2-D Stack Capacitor Technologies for 64Mb 1T1C FRAM
GST Confined Structure and Integration of 64Mb PRAM
Robust 3-Metallization BEOL Process for 0.18μm Embedded FRAM
A Novel T-Shaped Shallow Trench Isolation Technology Using Sidewall Spacer for 512Mbit Flash Memories and Beyond
Cost-Effective and Highly Reliable 6F2 Multi-Gigabit DRAM in 60nm Technology Node for Low Power and High Performance Applications
A Manufacturable HDP Oxide Filled STI Process with SiN Liner for the Deep Sub-Micron Inter-Well Isolation
Highly Manufacturable 64M bit Ultra Low Power SRAM Using a Novel 3-Dimensional S^3 (Stacked Single-crystal Si) Cell Technology
Optimization of Process Conditions for Quarter Micron Recessed Poly-Si Spacer LOCOS (RPSL) Isolation
Stress Effect on the Reliability of pMOS TFTs for 16Mb SRAM : DC Stress at Room and Elevated Temperatures
Dependence of Defects in Optical Lithography

もっと見る

スポンサーリンク