Mechanical Property Control of Low-$k$ Dielectrics for Diminishing Chemical Mechanical Polishing (CMP)-Related Defects in Cu-Damascene Interconnects
スポンサーリンク
概要
- 論文の詳細を見る
The dielectric constant dependence of the mechanical strength and the adhesion strength is investigated using porosity-controlled low-$k$ films, and a material parameter is clarified to suppress the chemical mechanical polishing (CMP)-related defects in Cu damascene interconnects. Mechanical strengths such as the modulus and hardness of low-$k$ films decreased as the dielectric constant decreased. Adhesion energy between the low-$k$ films and an upper hard-mask layer (HM) of PECVD-SiO2 strongly depends on the dielectric constant of low-$k$ films, while adhesion energy between the low-$k$ films and a lower etch stop layer (ES) of SiCN shows weak dependence. It was found that the adhesion energy between the upper SiO2 and the low-$k$ film is a critical mechanical parameter for diminishing the CMP-related defects. Introducing a porous low-$k$ film, methylsilsesquiazane ($k=2.64$), with high adhesion to the HM-SiO2, we successfully fabricated single damascene copper interconnects within an acceptable limit of CMP-related defects.
- 2004-04-15
著者
-
林 喜宏
日本電気株式会社デバイスプラットフォーム研究所
-
林 喜宏
日本電気株式会社マイクロエレクトロニクス研究所 超高集積回路研究部
-
HAYASHI Yoshihiro
System Devices Research Laboratories, NEC
-
HIJIOKA Ken-ichiro
System Devices Research Laboratories, NEC Corporation
-
ITO Fuminori
System Devices Research Laboratories, NEC Corporation
-
TAGAMI Masayoshi
System Devices Research Laboratories, NEC Corporation
-
HARADA Yoshimichi
System Devices Research Laboratories, NEC Corporation
-
TAKEUCHI Tsuneo
System Devices Research Laboratories, NEC Corporation
-
Saito Shinobu
System Devices Research Laboratories Nec
-
Ohtake Hiroto
System Devices Research Laboratories Nec
-
Ito Fuminori
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Tagami Masayoshi
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Saito Shinobu
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Hayashi Yoshihiro
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Ohtake Hiroto
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Harada Yoshimichi
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Takeuchi Tsuneo
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Hijioka Ken-ichiro
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Hayashi Yoshihiro
System Devices Research Laboratories, NEC, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Hayashi Yoshihiro
System Devices and Fundamental Research, NEC Corporation, 1120, Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
関連論文
- 0.1μm ULSI世代の超微細アルミニウム多層配線を実現するAl-CMP技術
- アルミリフロースパッタ埋め込みとCMPによる溝配線形成
- 3. 45nm/32nm世代ULSI対応の最先端配線技術(次世代コンピュータを支える超高速・超高密度インタコネクション技術)
- ランダムテレグラフノイズの包括的理解に向けた新解析手法の提案とその応用(IEDM特集(先端CMOSデバイス・プロセス技術))
- High Performance SiN-MIM Decoupling Capacitors with Surface-smoothed Bottom Electrodes for High-speed MPUs
- Impact of Barrier Metal Sputtering on Low-k SiOCH Films with Various Chemical Structures
- A Metallurgical Prescription Suppressing Stress-induced Voiding (SIV) in Cu lines
- Mechanical Property Control of Low-k Dielectrics for Diminishing Chemical Mechanical Polishing (CMP)-Related Defects in Cu-Damascene Interconnects
- ユビキタス時代に対応したLSIデバイスの構造変革 : RF特性の及ぼす寄生抵抗・容量の影響(配線・実装技術と関連材料技術)
- 低誘電率絶縁膜材料の進化と最先端ULSI多層配線技術
- Improvement of Uniformity and Reliability of Scaled-Down Cu Interconnects with Carbon-Rich Low-$k$ Films
- Chip-Level Performance Maximization Using ASIS (Application-Specific Interconnect Structure) Wiring Design Concept for 45nm CMOS Generation(Device,Low-Power, High-Speed LSIs and Related Technologies)
- Precise Taper-Angle-Control of Via Holes for Reliable Scaled-Down Low-$k$/Cu Interconnects
- Porous Low-$k$ Impacts on Performance of Advanced LSI Devices with GHz Operations
- A New Differential-Amplifier-Based Offset-Cancellation Sense Amplifier for Speed-Improvement of High-Density Static Random Access Memories in Scaled-Down Complementary Metal–Oxide–Semiconductor Technology
- Surface Control of Bottom Electrode in Ultra-Thin SiN Metal–Insulator–Metal Decoupling Capacitors for High Speed Processors
- Extrasmall-Area Three-Dimensional Solenoid-Shaped Inductor Integrated into High-Speed Signal Processing Complementary Metal–Oxide–Semiconductor Ultralarge-Scale Integrated Circuits
- A Novel Multilayered Ni–Zn-Ferrite/TaN Film for RF/Mobile Applications
- Mechanical Property Control of Low-$k$ Dielectrics for Diminishing Chemical Mechanical Polishing (CMP)-Related Defects in Cu-Damascene Interconnects
- Defectless Monolithic Low-$k$/Cu Interconnects Produced by Chemically Controlled Chemical Mechanical Polishing Process with In situ End-Point-Detection Technique
- Microstructure Control of Low-Loss Ni–Zn Ferrite by Low-Temperature Sputtering for On-Chip Magnetic Film
- Effects of the Metallurgical Properties of Upper Cu Film on Stress-Induced Voiding (SIV) in Cu Dual-Damascene Interconnects
- Ultrauniform Chemical Mechanical Polishing (CMP) Using a "Hydro Chuck", Featured by Wafer Mounting on a Quartz Glass Plate with Fully Flat, Water-Supported Surface
- Impact of Barrier Metal Sputtering on Physical and Chemical Damages in Low-$k$ SiOCH Films with Various Hydrocarbon Content
- Analysis of Processing Damage on a Ferroelectric SrBi2Ta2O9 Capacitor for Ferroelectric Random Access Memory Device Fabrication
- A Novel Gate Electrode Structure for Reduction of Gate Resistance of Sub-0.1 μm RF/Mixed-Signal Metal Oxide Semiconductor Field-Effect Transistors