24GHz Low Noise Amplifier Design in 65nm CMOS Technology with Inter-Stage Matching Optimization(Session8B: High-Frequency, Photonic and Sensing Devices)

スポンサーリンク

概要

• 論文の詳細を見る

• 2-stage 24GHz low noise amplifier (LNA) was designed using 65nm RF CMOS technology. Since conventional topology with inductive source degeneration provides lower signal gain at 24GHz, a source inductor is eliminated and therefore, modified structure in which a shunt inductor was used for input matching is adopted. Figure of merit (FoM) which includes gain, noise figure, and power consumption was used as a design criterion and was maximized considering various circuit parameters such as transistor channel width of each stage, inductor structure and gate bias voltages. Also, the effect of inter-stage impedance on FoM was analyzed. And for noise simulation, accurate channel thermal noise model was used. Through these steps, FoM of 2-stage LNA was optimized.

• 社団法人電子情報通信学会の論文
• 2008-07-02

著者

• SHIN Hyungcheol

  School of Electrical Engineering, Seoul National University

• SONG Ickhyun

  Inter-University Semiconductor Research Center (ISRC) and School of EE, Seoul National University

• SONG Ickhyun

  School of Electrical Engineering and Computer Science, Seoul National University

• JUNG Hakchul

  School of Electrical Engineering and Computer Science, Seoul National University

• JHON Hee-Sauk

  School of Electrical Engineering and Computer Science, Seoul National University

• KOO Minsuk

  School of Electrical Engineering and Computer Science, Seoul National University

• Koo Minsuk

  School Of Electrical Engineering And Computer Science Seoul National University

• Jung Hakchul

  School Of Electrical Engineering And Computer Science Seoul National University

• Song Ickhyun

  School Of Electrical Engineering And Computer Science Seoul National University

• Song Ickhyun

  Inter-university Semiconductor Research Center (isrc):school Of Electrical Engineering Seoul Nationa

• Song Ickhyun

  Dept. Of Eecs Seoul National University

• Jhon Hee-sauk

  School Of Electrical Engineering And Computer Science Seoul National University

• Shin Hyungcheol

  School Of Electrical Engineering And Computer Science Seoul National University

• Shin Hyungcheol

  Dept. Of Eecs Seoul National University

• Shin Hyungcheol

  School of Electrical Eng.

関連論文

• 24GHz Low Noise Amplifier Design in 65nm CMOS Technology with Inter-Stage Matching Optimization(Session8B: High-Frequency, Photonic and Sensing Devices)
• Extraction of Trap Depth in Flash Cell Having Arch-Active Structure
• Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
• Spatial Distribution of Channel Thermal Noise in Short-Channel MOSFETs
• Improving the Cell Characteristics Using SiN Liner at Active Edge in 4G NAND Flash
• Establishing read operation bias schemes for 3-D pillar-structure flash memory devices to overcome paired cell interference (PCI) (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Establishing read operation bias schemes for 3-D pillar-structure flash memory devices to overcome paired cell interference (PCI) (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
• FN Stress Induced Degradation on Random Telegraph Signal Noise in Deep Submicron NMOSFETs
• Low cost CMOS LNA design using thin-metal CMOS process (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Low cost CMOS LNA design using thin-metal CMOS process (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Simple Wide-Band Metal-Insulator-Metal (MIM) Capacitor Model for RF Applications and Effect of Substrate Grounded Shields
• 24GHz Low Noise Amplifier Design in 65nm CMOS Technology with Inter-Stage Matching Optimization(Session8B: High-Frequency, Photonic and Sensing Devices)
• Non-Quasi-Static Small-Signal Model of RF MOSFETs Valid up to 110GHz
• Implementation of Channel Thermal Noise Model in CMOS RFIC Design(Session8A: Si Devices III)
• Implementation of Channel Thermal Noise Model in CMOS RFIC Design(Session8A: Si Devices III)
• ED2000-80 / SDM2000-80 MOS Memory Using Si Nanocrystals Formed by Wet Etching of Poly-Silicon Along Grain Boundaries
• CMOS low-noise amplifer with noise suppression technique from gate resistance (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• CMOS low-noise amplifer with noise suppression technique from gate resistance (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Extraction of Vertical, Lateral Locations and Energies of Hot-Electrons-Induced Traps through the Random Telegraph Noise
• Improving the Cell Characteristics Using SiN Liner at Active Edge in 4 Gbits NAND Flash Memories
• Extraction of T-Type Substrate Resistance Components for Radio-Frequency Metal--Oxide--Semiconductor Field-Effect Transistors Based on Two-Port S-Parameter Measurement
• Simple Wide-Band Metal-Insulator-Metal (MIM) Capacitor Model for RF Applications and Effect of Substrate Grounded Shields
• Highly Manufacturable and Reliable 80-nm Gate Twin Silicon–Oxide–Nitride–Oxide–Silicon Memory Transistor
• Simultaneous Extraction of Locations and Energies of Two Independent Traps in Gate Oxide From Four-Level Random Telegraph Signal Noise
• Characterization of Sensitivity and Resolution of Silicon Resistive Probe
• Compact Current Modeling of Fully Depleted Symmetric Double-Gate Metal–Oxide–Semiconductor Field Effect Transistors with Doped Short-Channel

もっと見る 閉じる

スポンサーリンク