Data Bypassing Register File for Low Power Microprocessor
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we propose a register file with data bypassing function. This register file bypasses data using data bypassing units instead of functional units when actual operation in functional units such as ALU is unnecessary. Applying this method to a general purpose microprocessor with benchmark programs, we demonstrate 50% power consumption reduction in functional units. Though length of bus lines increases a little due to an additional hardware in register file, as buses are not driven when data is bypassed, power consumption in bus lines is also reduced by 40% compared with the conventional architecture.
- 社団法人電子情報通信学会の論文
- 1995-10-25
著者
-
Ikeda Makoto
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Ikeda M
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Asada Kunihiro
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Ikeda M
Univ. Tokyo Tokyo Jpn
-
Asada K
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
関連論文
- Data Bypassing Register File for Low Power Microprocessor
- Dual Imager Core Chip with 24.8 Rangemaps/s 3-D and 58 fps 2-D Simultaneous Capture Capability
- A Performance Driven Module Generator for a Dual-Rail PLA with Embedded 2-Input Logic Cells(Computer Components)
- A High-Speed and Area-Efficient Dual-Rail PLA Using Divided and Interdigitated Column Circuits(Integrated Electronics)
- A Logic-Cell-Embedded PLA (LCPLA) : An Area-Efficient Dual-Rail Array Logic Architecture(Integrated Electronics)
- Performance Driven Design Methodology for a Dual-Rail PLA with 2-Input Logic Cells
- Performance Driven Design Methodology for a Dual-Rail PLA with 2-Input Logic Cells
- A-3-7 A Module Generator for a Dual-Rail PLA with 2-Input Logic Cells
- A High-Speed PLA Using Dynamic Array Logic Circuits with Latch Sense Amplifiers
- SiN_x:H/SiO_2 Double-Layer Passivation With Hydrogen-Radical Annealing For Solar Cells
- Device Parameter Estimation of SOI MOSFET Using One-Dimensional Numerical Simulation Considering Quantum Mechanical Effects
- A Structural Approach for Transistor Circuit Synthesis(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Pixel-Level Color Demodulation Image Sensor for Support of Image Recognition(Electronic Circuits)
- Hierarchical Multi-Chip Architecture for High Capacity Scalability of Fully Parallel Hamming-Distance Associative Memories(New System Paradigms for Integrated Electronics)
- A Row-Parallel Position Detector for High-Speed 3-D Camera Based on Light-Section Method(Electronic Circuits)
- High-Sensitivity and Wide-Dynamic-Range Position Sensor Using Logarithmic-Response and Correlation Circuit
- Wide Dynamic Range Photo Detector for Smart Position Sensor Using Log-Response and Correlation Circuit
- An Image Scanning Method with Selective Activation of Tree Structure (Special Issue on New Concept Device and Novel Architecture LSIs)
- A Synchronous Completion Prediction Adder (SCPA)
- Ultimate Lower Bound of Power for MOS Integrated Circuits and Their Applications
- A Possible Manipulation of a Biological Cell by a Laser Beam Focused through Optical Fiber
- Experimental Analysis of Optical Trapping System Using Tapered Hemispherically Lensed Optical Fiber
- A Method for Reducing Power Consumption of CMOS Logic Based on Signal Transition Probability
- -1/5 Power Law in PN-Junction Failure Mechanism Caused by Electrical-Over-Stress
- Partitioned-Bus and Variable-Width-Bus Scheme for Low Power Digital Processors
- Modeling of Leak Current Characteristics in High Frequency Operation of CMOS Circuits Fabricated on SOI Substrate (Special Issue on Microelectronic Test Structure)
- A New Proposal for Inverter Delay Improvement on CMOS/SOI Future Technology
- Experimental Design of a 32-bit Fully Asynchronous Microprocessor (FAM)
- Numerical Analysis of Durable Power MOSFET Using Cylindrical Device Simulator (Special Section on High-Performance MOS Analog Circuits)
- Effect of Boron on Solid Phase Epitaxy of Ge on Si(111) Surface
- Test Structure for Characterizing Capacitance Matrix of Multi-Layer Interconnects in VLSI (Special Issue on Microelectronic Test Structures)
- Cascaded Time Difference Amplifier with Differential Logic Delay Cell
- 1.0ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells