Experimental Design of a 32-bit Fully Asynchronous Microprocessor (FAM)
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes a 32-bit fully asynchronous microprocessor, with 4-stage pipeline based on a RISC-like architecture. Issues relevant to the processor such as design of self-timed datapath, asynchronous controller and interconnection circuits are discussed. Simulation results are included using parameters extracted from layout, which showed about the 300 MIPS processing speed and used 71,000 transistors with .5 μm CMOS technology.
- 社団法人電子情報通信学会の論文
- 1994-04-25
著者
-
Asada Kunihiro
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Cho Kyoung-rok
Dept. Of Comp. & Commu. Eng. Chungbuk National University
-
Okura Kazuma
Faculty of Engineering, The University of Tokyo
-
Okura Kazuma
Faculty Of Engineering The University Of Tokyo
関連論文
- Data Bypassing Register File for Low Power Microprocessor
- Dual Imager Core Chip with 24.8 Rangemaps/s 3-D and 58 fps 2-D Simultaneous Capture Capability
- A Structural Approach for Transistor Circuit Synthesis(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Pixel-Level Color Demodulation Image Sensor for Support of Image Recognition(Electronic Circuits)
- Hierarchical Multi-Chip Architecture for High Capacity Scalability of Fully Parallel Hamming-Distance Associative Memories(New System Paradigms for Integrated Electronics)
- A Row-Parallel Position Detector for High-Speed 3-D Camera Based on Light-Section Method(Electronic Circuits)
- High-Sensitivity and Wide-Dynamic-Range Position Sensor Using Logarithmic-Response and Correlation Circuit
- Wide Dynamic Range Photo Detector for Smart Position Sensor Using Log-Response and Correlation Circuit
- A Synchronous Completion Prediction Adder (SCPA)
- Ultimate Lower Bound of Power for MOS Integrated Circuits and Their Applications