Ultimate Lower Bound of Power for MOS Integrated Circuits and Their Applications
スポンサーリンク
概要
- 論文の詳細を見る
The ultimate minimum energy of switching mechanism for MOS integrated circuits have been studied. This report elucidates the evaluation methods for minimum switching energy of instantaneous discharged mechanism after charging one, namely, recycled energy of the MOS device. Two approaches are implemented to capture this concept. One is a switching energy by the time-dependent gate capacitance (TDGC) model [1]; the other one by results developed by transient device simulation, which was implemented using Finite Element Method (FEM). It is understood that the non-recycled minimum switching energies by both approaches show a good agreement. The recycled energies are then calculated at various sub-micron gate MOS/SOI devices and can be ultra-low power of the MOS integrated circuits, which may be possible to build recycled power circuitry for super energy-saving in the future new MOS LSI. From those results, (1) the TDGC is simultaneously verified by consistent match of the non-recycled minimum switching energies; (2) the recycled switching energy is found to be the ultimate lower bound of power for MOS device; (3) the recycled switching energy can be saved up to around 80% of that of current MOS LSI.
- 社団法人電子情報通信学会の論文
- 1994-07-25
著者
-
Asada Kunihiro
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Lee M
Ewha Womans Univ. Seoul Kor
-
Lee Mike
Faculty of Engineering, The University of Tokyo
-
Lee Mike
Faculty Of Engineering The University Of Tokyo:nippon Motorola Ltd. Tokyo
関連論文
- Data Bypassing Register File for Low Power Microprocessor
- Dual Imager Core Chip with 24.8 Rangemaps/s 3-D and 58 fps 2-D Simultaneous Capture Capability
- A Structural Approach for Transistor Circuit Synthesis(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Pixel-Level Color Demodulation Image Sensor for Support of Image Recognition(Electronic Circuits)
- Hierarchical Multi-Chip Architecture for High Capacity Scalability of Fully Parallel Hamming-Distance Associative Memories(New System Paradigms for Integrated Electronics)
- A Row-Parallel Position Detector for High-Speed 3-D Camera Based on Light-Section Method(Electronic Circuits)
- High-Sensitivity and Wide-Dynamic-Range Position Sensor Using Logarithmic-Response and Correlation Circuit
- Wide Dynamic Range Photo Detector for Smart Position Sensor Using Log-Response and Correlation Circuit
- A Synchronous Completion Prediction Adder (SCPA)
- Ultimate Lower Bound of Power for MOS Integrated Circuits and Their Applications
- A Method for Reducing Power Consumption of CMOS Logic Based on Signal Transition Probability
- -1/5 Power Law in PN-Junction Failure Mechanism Caused by Electrical-Over-Stress
- Partitioned-Bus and Variable-Width-Bus Scheme for Low Power Digital Processors
- Modeling of Leak Current Characteristics in High Frequency Operation of CMOS Circuits Fabricated on SOI Substrate (Special Issue on Microelectronic Test Structure)
- A New Proposal for Inverter Delay Improvement on CMOS/SOI Future Technology
- Experimental Design of a 32-bit Fully Asynchronous Microprocessor (FAM)
- Numerical Analysis of Durable Power MOSFET Using Cylindrical Device Simulator (Special Section on High-Performance MOS Analog Circuits)
- Test Structure for Characterizing Capacitance Matrix of Multi-Layer Interconnects in VLSI (Special Issue on Microelectronic Test Structures)
- Cascaded Time Difference Amplifier with Differential Logic Delay Cell
- 1.0ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells