An Image Scanning Method with Selective Activation of Tree Structure (Special Issue on New Concept Device and Novel Architecture LSIs)
スポンサーリンク
概要
- 論文の詳細を見る
We propose a new scanning method for image signals using a tree structure of automata. The tree is scanned selectively along the signal path for realizing both lower power consumption and a kind of image compression by skipping non-active elements. We designed the node automata along with photo-detectors of 32×32 in a 7.2mm×7.2mm chip using a 1.5 μm CMOS technology. We demonstrate applications of the tree structure using its feature of selective activation; a moving picture compression using inter-frame difference, an adaptive resolution scan like human eyesight and a motion compensation as examples.
- 社団法人電子情報通信学会の論文
- 1997-07-25
著者
-
Akita Junichi
School Of Engineering The University Of Tokyo (vlsi Design And Education Center University Of Tokyo)
-
Asada Kunihiro
School Of Engineering University Of Tokyo:vlsi Design And Education Center University Of Tokyo
-
Asada K
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Asada Kunihiro
School Of Engineering The University Of Tokyo (vlsi Design And Education Center University Of Tokyo)
関連論文
- Data Bypassing Register File for Low Power Microprocessor
- A Performance Driven Module Generator for a Dual-Rail PLA with Embedded 2-Input Logic Cells(Computer Components)
- A High-Speed and Area-Efficient Dual-Rail PLA Using Divided and Interdigitated Column Circuits(Integrated Electronics)
- A Logic-Cell-Embedded PLA (LCPLA) : An Area-Efficient Dual-Rail Array Logic Architecture(Integrated Electronics)
- Performance Driven Design Methodology for a Dual-Rail PLA with 2-Input Logic Cells
- Performance Driven Design Methodology for a Dual-Rail PLA with 2-Input Logic Cells
- A-3-7 A Module Generator for a Dual-Rail PLA with 2-Input Logic Cells
- A High-Speed PLA Using Dynamic Array Logic Circuits with Latch Sense Amplifiers
- Device Parameter Estimation of SOI MOSFET Using One-Dimensional Numerical Simulation Considering Quantum Mechanical Effects
- A Structural Approach for Transistor Circuit Synthesis(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Pixel-Level Color Demodulation Image Sensor for Support of Image Recognition(Electronic Circuits)
- Hierarchical Multi-Chip Architecture for High Capacity Scalability of Fully Parallel Hamming-Distance Associative Memories(New System Paradigms for Integrated Electronics)
- A Row-Parallel Position Detector for High-Speed 3-D Camera Based on Light-Section Method(Electronic Circuits)
- High-Sensitivity and Wide-Dynamic-Range Position Sensor Using Logarithmic-Response and Correlation Circuit
- Wide Dynamic Range Photo Detector for Smart Position Sensor Using Log-Response and Correlation Circuit
- An Image Scanning Method with Selective Activation of Tree Structure (Special Issue on New Concept Device and Novel Architecture LSIs)
- A Synchronous Completion Prediction Adder (SCPA)
- Vacancy Distribution in Aluminum Interconnections on Semiconductor Devices
- Quenching of Vacancies in Aluminum Interconnections on Semiconductor Devices