Future perspective for the mainstream CMOS technology and their contribution to green technologies(Plenary Session 2)
スポンサーリンク
概要
- 論文の詳細を見る
Recently, CMOS technology has been recognized as an ultimate technology towards the limit of downscaling of electronic devices for logic circuits. In other words, CMOS will keep the position of mainstream device technology as the key components for logic integrated circuits almost for ever as long as the integrated circuits are necessary for our society, even after all the logic electronic devices reach their downsizing limits. It is expected that there are still several generations or 15〜25 years until the CMOS device really reaches the downsizing limit caused by the direct-tunneling between the source and drain. In order to accomplish the downscaling of CMOS devices successfully, suppressing the SCE (Short Channel Effect) or suppressing the off-leakage current with keeping its high performance is the most important. There are two major solutions to suppress the SCE; One is pushing high-k gate insulator technologies to keep thinning the gate oxide, and the other is changing the transistor structure from the planar to the 3D multiple gate structures towards nanowire FETs. In this paper, futureperspective for the mainstream CMOS technology is described from the view point of its downsizing. The downsizing of CMOS devices is still the very effective way to increase the performance and to decrease the power consumption of integrated circuits, and the progress of CMOS device technology will contribute to the 'green technologies' by increasing the efficiency of the operation of every system controlled by microprocessors.
- 2010-06-23
著者
-
IWAI Hiroshi
Frontier Research Center, Tokyo Institute of Technology
-
Iwai Hiroshi
Frontier Collaborative Research Center Tokyo Institute Of Technology
-
Iwai Hiroshi
Tokyo Inst. Of Technol. Yokohama Jpn
関連論文
- Future perspective for the mainstream CMOS technology and their contribution to green technologies(Plenary Session 2)
- Future perspective for the mainstream CMOS technology and their contribution to green technologies(Plenary Session 2)
- Parasitic Effects in Multi-Gate MOSFETs(Integrated Electronics)
- Effect of High Frequency Noise Current Sources on Noise Figure for Sub-50nm Node MOSFETs
- Space-Charge-Limited Currents in La_2O_3 Thin Films Deposited by E-Beam Evaporation after Low Temperature Dry-Nitrogen Annealing
- Effect of Post-Metallization Annealing on Electrical Characteristics of La_2O_3 Gate Thin Films
- Effects of Post Dielectric Deposition and Post Metallization Annealing Processes on Metal/Dy_2O_3/Si(100) Diode Characteristics
- Dry Etching of Cr_2O_3/Cr Stacked Film during Resist Ashing by Oxygen Plasma
- Experimental Characterization of Quasi-Fermi Potential Profile in the Channel of a Silicon Nanowire Field-Effect Transistor with Four-Terminal Geometry
- Precise Extraction of Metal Gate Work Function from Bevel Structures
- Equivalent Noise Temperature Representation for Scaled MOSFETs
- Electrical Characterization of La2O3-Gated Metal Oxide Semiconductor Field Effect Transistor with Mg Incorporation
- Electronic structure study of local dielectric properties of lanthanoid oxide clusters
- Rare earth oxide capping effect on La2O3 gate dielectrics for equivalent oxide thickness scaling toward 0.5nm (Special issue: Dielectric thin films for future electron devices: science and technology)
- Effects of scattering direction of hot electrons in the drain of ballistic n[+]-i-n[+] diode
- Silicate reaction control at lanthanum oxide and silicon interface for equivalent oxide thickness of 0.5nm: adjustment of amount of residual oxygen atoms in metal layer (Special issue: Dielectric thin films for future electron devices: science and technol
- Study of Trap Generation in the Sc_2O_3/La_2O_3/SiO_x Gate Dielectric Stack by Scanning Tunneling Microscopy
- Advantages of Silicon Nanowire Metal--Oxide--Semiconductor Field-Effect Transistors over Planar Ones in Noise Properties
- Doping Effects from Neutral B2H6 Gas Phase on Plasma Pretreated Si Substrates as a Possible Process in Plasma Doping
- Capacitance--Voltage Characterization of La2O3 Metal--Oxide--Semiconductor Structures on In0.53Ga0.47As Substrate with Different Surface Treatment Methods
- Study of High-\kappa/In0.53Ga0.47As Interface by Hard X-ray Photoemission Spectroscopy
- Effect of Post-Metallization Annealing on Electrical Characteristics of La2O3 Gate Thin Films
- Characteristics of Ultrathin Lanthanum Oxide Films on Germanium Substrate: Comparison with Those on Silicon Substrate
- Degradation and Breakdown of W–La2O3 Stack after Annealing in N2
- Influence of Structural Parameters on Electrical Characteristics of Schottky Tunneling Field-Effect Transistor and Its Scalability
- Influence of Structural Parameters on Electrical Characteristics of Schottky Tunneling Field-Effect Transistor and Its Scalability (Special Issue : Solid State Devices and Materials)
- Study of Trap Generation in the Sc2O3/La2O3/SiOx Gate Dielectric Stack by Scanning Tunneling Microscopy