An Enhanced Time-Domain Circuit Simulation Technique Based on LIM(Numerical Analysis and Optimization)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we show the generalized method of the time-domain circuit simulation based on LIM. Our method is applicable to any structure of circuits by combination with the SPICE-like method. In order to show the validity and efficiency of our method, an example circuit is simulated and the proposed method is compared with the conventional ones.
- 社団法人電子情報通信学会の論文
- 2006-05-01
著者
-
ASAI Hideki
Dept. of Systems Eng., Shizuoka University
-
Asai H
Shizuoka Univ. Hamamatsu‐shi Jpn
-
Asai Hideki
Department Of Systems Engineering Faculty Of Engineering Shizuoka University
-
Asai Hideki
Shizuoka Univ. Hamamatsu‐shi Jpn
-
TANJI Yuichi
Department of Reliability-based Information Systems Engineering, Kagawa University
-
Asai Hideki
Department Of Opto-electronics&mechanical Engineering Faculty Of Engineering Shizuoka University
-
Tanji Yuichi
Dept. Of Reliability-based Information Systems Engineering Faculty Of Engineering Kagawa University
-
Tanji Yuichi
The Department Of Reliability-based Information Systems Engineering Kagawa University
-
Tanji Yuichi
Department Of Reliability-based Information Systems Engineering Kagawa University
-
Tanji Yuichi
Faculty Of Engineering Tokushima University
-
Watanabe T
School Of Administration And Informatics University Of Shizuoka
-
Watanabe Takayuki
School Of Administration And Informatics University Of Shizuoka
-
KUBOTA Hidemasa
Production Technology Development Group, Sharp Corporation
-
KUBOTA Hidemasa
Department of Systems Engineering, Faculty of Engineering, Shizuoka University
-
Kubota Hidemasa
Production Technology Development Group Sharp Corporation
-
Asai Hideki
Department Of Applied Chemistry Faculty Of Engineering Okayama University
-
TANJI Yuichi
Department of Electronic and Information Engineering, Kagawa University
関連論文
- An Optimization System with Parallel Processing for Reducing Common-Mode Current on Electronic Control Unit
- Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
- A Reduction Technique for RLCG Interconnects Using Least Squares Method(Analog Circuit Techniques and Related Topics)
- A Modeling Technique of Interconnects Using Numerical Laplace Transformation
- An Optimization System with Parallel Processing for Reducing Common-Mode Current on Electronic Control Unit
- Matrix Order Reduction by Nodal Analysis Formulation and Relaxation-Based Fast Simulation for Power/Ground Plane
- Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
- CMOS Circuit Simulation Using Latency Insertion Method
- Acceleration of ADI-FDTD Method by Gauss-Seidel Relaxation Approach
- Sparse and Passive Reduced-Order Interconnect Modeling by Eigenspace Method
- Generating Stable and Sparse Reluctance/Inductance Matrix under Insufficient Discretization
- An Effective Routing Methodology for Gb/s LSIs Using Deep-Submicron Technology
- Fast Transient Simulation of Power Distribution Networks Containing Dispersion Based on Parallel-Distributed Leapfrog Algorithm(Analog Circuit Techniques and Related Topics)
- An Enhanced Time-Domain Circuit Simulation Technique Based on LIM(Numerical Analysis and Optimization)
- An Efficient Simulation Method of Linear/Nonlinear Mixed Circuits Based on Hybrid Model Order Reduction Technique(Nonlinear Theory and its Applications)
- An Efficient Simulator for Multiport Interconnects with Model Order Reduction Technique(Special Section on Papers Selected from ITC-CSCC 2001)
- A New Methodology for Optimal Placement of Decoupling Capacitors on Printed Circuit Board
- Transient Analysis for Transmission Line Networks Using Expanded GMC (Special Section on Nonlinear Theory and Its Applications)
- Relaxation-Based Transient Analysis of Lossy Coupled Transmission Lines Circuits Using Delay Evaluation Technique(Special Section of Papers Selected from ITC-CSCC'97)
- Analysis of Pulse Responses of Multi-Conductor Transmission Lines by a Partitioning Technique (Special Section on VLSI Design and CAD Algorithms)
- A Neuro-Based Optimization Algorithm for Three Dimensional Cylindric Puzzles (Special Section of Papers Selected from ITC-CSCC'96)
- A 40-Gb/s 8×8 ATM Switch LSI Using 0.25-μm CMOS/SIMOX(Special Issue on Multimedia, Network, and DRAM LSIs)
- Design Method of Neural Networks for Limit Cycle Generator by Linear Programming
- A Fast Neural Network Simulator for State Transition Analysis (Special Section on Nonlinear Theory and Its Applications)
- A Fast Algorithm for Spatiotemporal Pattern Analysis of Neural Networks with Multivalued Logic (Special Section on Nonlinear Theory and Its Applications)
- A Neuro-Based Optimization Algorithm for Rectangular Puzzles(Special Section of Papers Selected from ITC-CSCC'97)
- Neural Networks for Digital Sequential Circuits
- Mixed Mode Circuit Simulation Using Dynamic Network Separation and Selective Trace (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- Mixed Mode Circuit Simulation Using Dynamic Partitioning (Special Section on the 5th Karuizawa Workshop on Circuits and Systems)
- A Fine Grain Cooled Logic Architecture for Low-Power Processors(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
- A Clocking Scheme for Lowering Peak-Current in Dynamic Logic Circuits (Special Issue on Low-power LSIs and Technologies)
- A Global Router for Analog Function Blocks Based on the Branch-and-Bound Algorithm
- New Criteria of Selective Orthogonal Matrix Least-Squares Method for Macromodeling Multiport Networks Characterized by Sampled Data(Analog Circuit Techniques and Related Topics)
- A Low Voltage Floating Resistor Circuit Having Both Positive and Negative Resistance Values
- Design and Simulation of 4Q-Multiplier Using Linear and Saturation Regions of MOSFET Complementally(Special Section on Papers Selected from ITC-CSCC 2001)
- A Structure to realize various kinds of floating resistors
- A CMOS Floating Resistor Circuit Having Both Positive and Negative Resistance Values(Special Section on Analog Circuit Techniques and Relate)
- A Positive Negative Resistor for Synaptic Weights
- A Positive Floating Resistor and A Negative Floating Resistor for the Analog Neural Network Implementation
- A Novel Application of Verilog-A to Modeling and Simulation of High-Speed Interconnects in Time/Frequency Transform-Domain(Special Section on Analog Circuit Techniques and Relate)
- Voice Windows : A Voice-Based Platform for the Visually Disabled
- Voice Windows: A Voice-Based Platform for the Visually Disabled
- An Approach for Practical Use of Common-Mode Noise Reduction Technique for In-Vehicle Electronic Equipment
- Cooperative and Competitive Network Suitable for Circuit Realization
- Controlling Initial State of Cooperative and Competitive Cellular Neural Networks
- Hierarchical Least-Squares Algorithm for Macromodeling High-Speed Interconnects Characterized by Sampled Data
- Sparse Realization of Passive Reduced-Order Interconnect Models via PRIMA (VLSI Design Technology and CAD)
- Effect of Clinicians' Experience on Chair Time and the Number of Denture Adjustment Visits Required for Complete Denture Treatment
- Macromodel Generation for Hybrid Systems Consisting of Electromagnetic Systems and Lumped RLC Circuits Based on Model Order Reduction(Analog Circuit Techniques and Related Topics)
- Acceleration techniques for Transient Simulation of Lossy Interconnects based on Waveform Relaxation Approach
- A Framework for Macromodeling and Mixed-Mode Simulation of Circuits/Interconnects and Electromagnetic Radiations
- A New Entry to Difluoromethylene Compounds; An Electrochemical Method