Generating Stable and Sparse Reluctance/Inductance Matrix under Insufficient Discretization

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents generating stable and sparse reluctance/inductance matrix from the inductance matrix which is extracted under insufficient discretization. To generate the sparse reluctance matrix with guaranteed stability, the original matrix has to be (strictly) diagonally dominant M matrix. Hence, the repeated inductance extractions with a smaller grid size are necessary in order to obtain the well-defined matrix. Alternatively, this paper provides some ideas for generating the sparse reluctance matrix, even if the extracted reluctance matrix is not diagonally dominant M matrix. These ease the extraction tasks greatly. Furthermore, the sparse inductance matrix is also generated by using double inverse methods. Since reluctance components are not still supported in SPICE-like simulators, generating the sparse inductance matrix is more useful than the sparse reluctance one.

• （社）電子情報通信学会の論文
• 2010-03-01

著者

• TANJI Yuichi

  Department of Reliability-based Information Systems Engineering, Kagawa University

• Tanji Yuichi

  Department Of Reliability-based Information Systems Engineering Kagawa University

• WATANABE Takayuki

  Administration & Informatics, University of Shizuoka

• Watanabe Takayuki

  Administration & Informatics University Of Shizuoka

関連論文

• Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
• Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
• Sparse and Passive Reduced-Order Interconnect Modeling by Eigenspace Method
• Generating Stable and Sparse Reluctance/Inductance Matrix under Insufficient Discretization
• An Enhanced Time-Domain Circuit Simulation Technique Based on LIM(Numerical Analysis and Optimization)
• New Criteria of Selective Orthogonal Matrix Least-Squares Method for Macromodeling Multiport Networks Characterized by Sampled Data(Analog Circuit Techniques and Related Topics)
• Hierarchical Least-Squares Algorithm for Macromodeling High-Speed Interconnects Characterized by Sampled Data
• Sparse Realization of Passive Reduced-Order Interconnect Models via PRIMA (VLSI Design Technology and CAD)

スポンサーリンク