Acceleration of ADI-FDTD Method by Gauss-Seidel Relaxation Approach
スポンサーリンク
概要
- 論文の詳細を見る
This report describes an application of relaxation technique to the alternating direction implicit finite-difference time-domain (ADI-FDTD) method. The ADI-FDTD method is quite stable even when the CFL condition is not satisfied. However, the ADI-FDTD method is computationally more complicate than the conventional FDTD method and this method requires to solving the tri-diagonal matrix equation. Thus, this method may require more computational cost than the standard FDTD method due to the large scale tri-diagonal matrix solution corresponding to a large number of meshes. In this report, relaxation-based solution technique is discussed for the matrix solution and a simple numerical example is shown. As a result, it is confirmed that ADI-FDTD method with the relaxation technique is useful for the acceleration of the electromagnetic field simulation.
- （社）電子情報通信学会の論文
- 2008-02-01
著者
-
Asai Hideki
Department Of Systems Engineering Faculty Of Engineering Shizuoka University
-
Asai Hideki
Department Of Opto-electronics&mechanical Engineering Faculty Of Engineering Shizuoka University
-
Asai Hideki
Department Of Systems Engineering Shizuoka University
-
NAKAZONO Yuya
Department of Systems Engineering, Shizuoka University
-
Nakazono Yuya
Department Of Systems Engineering Shizuoka University
-
Asai Hideki
Department Of Applied Chemistry Faculty Of Engineering Okayama University
-
ASAI Hideki
Department of Systems Engineering, Shizuoka University
関連論文
- Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
- Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
- Acceleration of ADI-FDTD Method by Gauss-Seidel Relaxation Approach
- Fast Transient Simulation of Power Distribution Networks Containing Dispersion Based on Parallel-Distributed Leapfrog Algorithm(Analog Circuit Techniques and Related Topics)
- An Enhanced Time-Domain Circuit Simulation Technique Based on LIM(Numerical Analysis and Optimization)
- An Efficient Simulation Method of Linear/Nonlinear Mixed Circuits Based on Hybrid Model Order Reduction Technique(Nonlinear Theory and its Applications)
- An Efficient Simulator for Multiport Interconnects with Model Order Reduction Technique(Special Section on Papers Selected from ITC-CSCC 2001)
- A New Methodology for Optimal Placement of Decoupling Capacitors on Printed Circuit Board
- Transient Analysis for Transmission Line Networks Using Expanded GMC (Special Section on Nonlinear Theory and Its Applications)
- Relaxation-Based Transient Analysis of Lossy Coupled Transmission Lines Circuits Using Delay Evaluation Technique(Special Section of Papers Selected from ITC-CSCC'97)
- A Neuro-Based Optimization Algorithm for Three Dimensional Cylindric Puzzles (Special Section of Papers Selected from ITC-CSCC'96)
- Design Method of Neural Networks for Limit Cycle Generator by Linear Programming
- A Fast Neural Network Simulator for State Transition Analysis (Special Section on Nonlinear Theory and Its Applications)
- A Fast Algorithm for Spatiotemporal Pattern Analysis of Neural Networks with Multivalued Logic (Special Section on Nonlinear Theory and Its Applications)
- A Neuro-Based Optimization Algorithm for Rectangular Puzzles(Special Section of Papers Selected from ITC-CSCC'97)
- Neural Networks for Digital Sequential Circuits
- Mixed Mode Circuit Simulation Using Dynamic Network Separation and Selective Trace (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- Mixed Mode Circuit Simulation Using Dynamic Partitioning (Special Section on the 5th Karuizawa Workshop on Circuits and Systems)
- New Criteria of Selective Orthogonal Matrix Least-Squares Method for Macromodeling Multiport Networks Characterized by Sampled Data(Analog Circuit Techniques and Related Topics)
- A Low Voltage Floating Resistor Circuit Having Both Positive and Negative Resistance Values
- Design and Simulation of 4Q-Multiplier Using Linear and Saturation Regions of MOSFET Complementally(Special Section on Papers Selected from ITC-CSCC 2001)
- A CMOS Floating Resistor Circuit Having Both Positive and Negative Resistance Values(Special Section on Analog Circuit Techniques and Relate)
- A Positive Negative Resistor for Synaptic Weights
- A Positive Floating Resistor and A Negative Floating Resistor for the Analog Neural Network Implementation
- A Novel Application of Verilog-A to Modeling and Simulation of High-Speed Interconnects in Time/Frequency Transform-Domain(Special Section on Analog Circuit Techniques and Relate)
- Effect of Clinicians' Experience on Chair Time and the Number of Denture Adjustment Visits Required for Complete Denture Treatment
- Macromodel Generation for Hybrid Systems Consisting of Electromagnetic Systems and Lumped RLC Circuits Based on Model Order Reduction(Analog Circuit Techniques and Related Topics)
- Acceleration techniques for Transient Simulation of Lossy Interconnects based on Waveform Relaxation Approach
- A Framework for Macromodeling and Mixed-Mode Simulation of Circuits/Interconnects and Electromagnetic Radiations
- A New Entry to Difluoromethylene Compounds; An Electrochemical Method