Macromodel Generation for Hybrid Systems Consisting of Electromagnetic Systems and Lumped RLC Circuits Based on Model Order Reduction(<Special Section>Analog Circuit Techniques and Related Topics)
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes an efficient method for the macromodel generation of hybrid systems which are composed of electromagnetic systems and lumped RLC circuits. In our method, electromagnetic systems are formulated as finite-difference frequency-domain (FDFD) equations, and RLC circuits are formulated as nodal equations. Therefore, unlike the partial-element equivalent-circuit (PEEC) method, the technique presented here does not need any 3-dimensional capacitance and inductance parameter extractions to model interconnects, LSI packages and printed circuit boards. Also the lumped RLC elements can be easily included in the hybrid system of equations, thus it is convenient to model some passive components, such as bypass capacitors. The model order reduction technique is utilized in order to construct macromodels from hybrid system of equations. The accuracy of the proposed method is substantiated with some numerical examples.
- 社団法人電子情報通信学会の論文
- 2004-02-01
著者
-
Asai Hideki
Department Of Systems Engineering Faculty Of Engineering Shizuoka University
-
Asai Hideki
Department Of Opto-electronics&mechanical Engineering Faculty Of Engineering Shizuoka University
-
Watanabe T
School Of Administration And Informatics University Of Shizuoka
-
Watanabe Takayuki
School Of Administration And Informatics University Of Shizuoka
-
Asai Hideki
Department Of Applied Chemistry Faculty Of Engineering Okayama University
関連論文
- Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
- Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
- Acceleration of ADI-FDTD Method by Gauss-Seidel Relaxation Approach
- An Effective Routing Methodology for Gb/s LSIs Using Deep-Submicron Technology
- Fast Transient Simulation of Power Distribution Networks Containing Dispersion Based on Parallel-Distributed Leapfrog Algorithm(Analog Circuit Techniques and Related Topics)
- An Enhanced Time-Domain Circuit Simulation Technique Based on LIM(Numerical Analysis and Optimization)
- An Efficient Simulation Method of Linear/Nonlinear Mixed Circuits Based on Hybrid Model Order Reduction Technique(Nonlinear Theory and its Applications)
- An Efficient Simulator for Multiport Interconnects with Model Order Reduction Technique(Special Section on Papers Selected from ITC-CSCC 2001)
- A New Methodology for Optimal Placement of Decoupling Capacitors on Printed Circuit Board
- Transient Analysis for Transmission Line Networks Using Expanded GMC (Special Section on Nonlinear Theory and Its Applications)
- Relaxation-Based Transient Analysis of Lossy Coupled Transmission Lines Circuits Using Delay Evaluation Technique(Special Section of Papers Selected from ITC-CSCC'97)
- A Neuro-Based Optimization Algorithm for Three Dimensional Cylindric Puzzles (Special Section of Papers Selected from ITC-CSCC'96)
- A 40-Gb/s 8×8 ATM Switch LSI Using 0.25-μm CMOS/SIMOX(Special Issue on Multimedia, Network, and DRAM LSIs)
- Design Method of Neural Networks for Limit Cycle Generator by Linear Programming
- A Fast Neural Network Simulator for State Transition Analysis (Special Section on Nonlinear Theory and Its Applications)
- A Fast Algorithm for Spatiotemporal Pattern Analysis of Neural Networks with Multivalued Logic (Special Section on Nonlinear Theory and Its Applications)
- A Neuro-Based Optimization Algorithm for Rectangular Puzzles(Special Section of Papers Selected from ITC-CSCC'97)
- Neural Networks for Digital Sequential Circuits
- Mixed Mode Circuit Simulation Using Dynamic Network Separation and Selective Trace (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- Mixed Mode Circuit Simulation Using Dynamic Partitioning (Special Section on the 5th Karuizawa Workshop on Circuits and Systems)
- A Fine Grain Cooled Logic Architecture for Low-Power Processors(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
- A Clocking Scheme for Lowering Peak-Current in Dynamic Logic Circuits (Special Issue on Low-power LSIs and Technologies)
- A Global Router for Analog Function Blocks Based on the Branch-and-Bound Algorithm
- New Criteria of Selective Orthogonal Matrix Least-Squares Method for Macromodeling Multiport Networks Characterized by Sampled Data(Analog Circuit Techniques and Related Topics)
- A Low Voltage Floating Resistor Circuit Having Both Positive and Negative Resistance Values
- Design and Simulation of 4Q-Multiplier Using Linear and Saturation Regions of MOSFET Complementally(Special Section on Papers Selected from ITC-CSCC 2001)
- A CMOS Floating Resistor Circuit Having Both Positive and Negative Resistance Values(Special Section on Analog Circuit Techniques and Relate)
- A Positive Negative Resistor for Synaptic Weights
- A Positive Floating Resistor and A Negative Floating Resistor for the Analog Neural Network Implementation
- A Novel Application of Verilog-A to Modeling and Simulation of High-Speed Interconnects in Time/Frequency Transform-Domain(Special Section on Analog Circuit Techniques and Relate)
- Voice Windows : A Voice-Based Platform for the Visually Disabled
- Voice Windows: A Voice-Based Platform for the Visually Disabled
- Effect of Clinicians' Experience on Chair Time and the Number of Denture Adjustment Visits Required for Complete Denture Treatment
- Macromodel Generation for Hybrid Systems Consisting of Electromagnetic Systems and Lumped RLC Circuits Based on Model Order Reduction(Analog Circuit Techniques and Related Topics)
- Acceleration techniques for Transient Simulation of Lossy Interconnects based on Waveform Relaxation Approach
- A Framework for Macromodeling and Mixed-Mode Simulation of Circuits/Interconnects and Electromagnetic Radiations
- A New Entry to Difluoromethylene Compounds; An Electrochemical Method