A 40-Gb/s 8×8 ATM Switch LSI Using 0.25-μm CMOS/SIMOX(Special Issue on Multimedia, Network, and DRAM LSIs)

スポンサーリンク

概要

• 論文の詳細を見る

• The switch LSI described here takes advantage of the special characteristics of fully-depleted CMOS/SIMOX devices - that is, source/drain capacitances and threshold voltages that are lower than those of conventional bulk COMS devices - to boost the I/O bit rate. The double-edge triggered MUX/DEMUX which uses a frame synchronization logic, and the active-pull-up I/O provide a 144-pin, 2.5-Gbps/pin interface on the chip. The 220-kgate rerouting banyan switching network with 110-kbit RAM operates at an internal clock frequency of 312MHz. The CMOS/SIMOX LSI consumes 8.4W when operating with a 2-V power supply, and has four times the throughput of conventional one-chip ATM switch LSIs.

• 社団法人電子情報通信学会の論文
• 1998-05-25

著者

• Ohtomo Y

  Ntt System Electronics Lab. Atsugi‐shi Jpn

• Ohtomo Yusuke

  Ntt System Electronics Laboratories

• Watanabe T

  School Of Administration And Informatics University Of Shizuoka

• TAKEI Yuichiro

  The authors are with the NTT Integrated Information and Energy Systems Laboratories

• SAWADA Hirotoshi

  NTT System Electronics Laboratories

• Nogawa Masafumi

  Ntt Network Service Systems Labotatories

• Inoue Jun-ichi

  Ntt Electronics Corp.

• SATO Yasuhiro

  NTT System Electronics Laboratories

• Ino Masayuki

  Ntt Electronics Corp.

• Ino Masayuki

  Ntt Electronics Co. Ltd.

• Takei Y

  Department Of Electrical Engineering Nagaoka University Of Technology

• YASUDA Sadayuki

  NTT Network Service Systems Labotatories

• YAMAKOSHI Kimihiro

  NTT System Electronics Laboratories

• HINO Shigeki

  NTT Optical Network Systems Laboratories

• TAKEI Yuichiro

  NTT Integrated Information and Energy System Laboratories

• WATANABE Takumi

  NTT Integrated Information and Energy System Laboratories

• TAKEYA Ken

  NTT Integrated Information and Energy System Laboratories

• Hino S

  Ntt Network Innovation Lab. Yokosuka‐shi Jpn

• Yasuda S

  Renesas Device Design Itami‐shi Japan

• Yamakoshi K

  Ntt Corp. Musashino‐shi Jpn

• Yasuda Sadayuki

  NTT Network Service Systems Laboratories

関連論文

• Hemophagocytic syndrome associated with rheumatoid arthritis: A case report and review of the literature
• An Effective Routing Methodology for Gb/s LSIs Using Deep-Submicron Technology
• A Fully Depleted CMOS/SIMOX LSI Scheme Using a LVTTL-Compatible and Over-2,000-V ESD-Hardness I/O Circuit for Reduction in Active and Static Power Consumption (Special Issue on SOI Devices and Their Process Technologies)
• In Situ Observation of Photon-Stimulated Hydrogen Removal on a HF-Passivated Si(111) Surface by Ultraviolet Photoelectron Spectroscopy Using Synchrotron Radiation
• Low-Temperature Cleaning of HF-Passivated Si(111) Surface with VUV Light
• Fast Transient Simulation of Power Distribution Networks Containing Dispersion Based on Parallel-Distributed Leapfrog Algorithm(Analog Circuit Techniques and Related Topics)
• An Enhanced Time-Domain Circuit Simulation Technique Based on LIM(Numerical Analysis and Optimization)
• An Efficient Simulation Method of Linear/Nonlinear Mixed Circuits Based on Hybrid Model Order Reduction Technique(Nonlinear Theory and its Applications)
• An Efficient Simulator for Multiport Interconnects with Model Order Reduction Technique(Special Section on Papers Selected from ITC-CSCC 2001)
• A New Methodology for Optimal Placement of Decoupling Capacitors on Printed Circuit Board
• Transient Analysis for Transmission Line Networks Using Expanded GMC (Special Section on Nonlinear Theory and Its Applications)
• Relaxation-Based Transient Analysis of Lossy Coupled Transmission Lines Circuits Using Delay Evaluation Technique(Special Section of Papers Selected from ITC-CSCC'97)
• Improving the Characteristics of Ultra-Thin-Film Fully-Depleted Metal-Oxide-Semiconductor Field Effect Transistors on SIMOX (Separation by IMplanted OXygen) by Selective Tungsten Deposition on Source and Drain Region
• 300-kilo-Gate Sea-of-Gate Type Gate Arrays Fabricated Using 0.25-μm-Gate Ultra-Thin-Film Fully-Depleted Complementary Metal-Oxide-Semiconductor Separation by IMplanted OXygen (CMOS/SIMOX) Technology with Tungsten-Covered Source and Drain
• A 40-Gb/s 8×8 ATM Switch LSI Using 0.25-μm CMOS/SIMOX(Special Issue on Multimedia, Network, and DRAM LSIs)
• A New Routing Method Considering Neighboring-Wire Capacitance Constraints
• A Fine Grain Cooled Logic Architecture for Low-Power Processors(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
• A Clocking Scheme for Lowering Peak-Current in Dynamic Logic Circuits (Special Issue on Low-power LSIs and Technologies)
• A Global Router for Analog Function Blocks Based on the Branch-and-Bound Algorithm
• A Global Router Optimizing Timing and Area for High-Speed Bipolar LSIs (Special Section on VLSI Design and CAD Algorithms)
• A High-Performance Multicast Switch and Its Feasibility Study
• A 2.6-Gbps/pin SIMOX-CMOS Low-Voltage-Swing Interface Circuit (Special Issue on Ultra-High-Speed LSIs)
• A 4:1 MUX Circuit Using 1/4 Micron CMOS/SIMOX for High-Speed and Low-Power Applications
• 3-Gb/s CMOS 1:4 MUX and DEMUX ICs
• A Low-Power and High-Speed Impulse-Transmission CMOS Interface Circuit
• New Criteria of Selective Orthogonal Matrix Least-Squares Method for Macromodeling Multiport Networks Characterized by Sampled Data(Analog Circuit Techniques and Related Topics)
• Macromodel Generation for Hybrid Systems Consisting of Electromagnetic Systems and Lumped RLC Circuits Based on Model Order Reduction(Analog Circuit Techniques and Related Topics)
• Low-Power and High-Speed LSIs Using O.25-μm CMOS/SIMOX (Special Issue on Low-Power and High-Speed LSI Technologies)
• A Clock Distribution Technique with an Automatic Skew Compensation Circuit

もっと見る 閉じる

スポンサーリンク