A Clock Distribution Technique with an Automatic Skew Compensation Circuit

スポンサーリンク

概要

• 論文の詳細を見る

• This paper describes a low-skew clock distribution technique for multiple targets. An automatic skew compensation circuit, that detects the round-trip delay through a pair of matched interconnection lines and corrects the delay of the variable delay lines, maintains clock skew and delay from among multiple targets below the resolution time of the variable delay lines without any manual adjustment. Measured results show that the initial clock skew of 900 ps is automatically reduced to 30 ps at a clock frequency of up to 250 MHz with 60 ps of clock jitter. Moreover, they show that the initial clock delay of 1500 ps is cancelled and 60 ps of clock delay can be achieved. The power dissipation is 100 mW at 250 MHz.

• 社団法人電子情報通信学会の論文
• 1998-02-25

著者

• YAMAMOTO Kimihiro

  NTT Software Laboratories

• Yamakoshi K

  Ntt Corp. Musashino‐shi Jpn

• SUTOH Hiroki

  NTT System Electronics Laboratories

• Sutoh H

  Ntt Lifestyle And Environmental Technol. Lab. Atsugi‐shi Jpn

関連論文

• An Effective Routing Methodology for Gb/s LSIs Using Deep-Submicron Technology
• A 40-Gb/s 8×8 ATM Switch LSI Using 0.25-μm CMOS/SIMOX(Special Issue on Multimedia, Network, and DRAM LSIs)
• A Traffic-Adaptive Dynamic Routing Method and Its Performance Evaluation (Special Issue on Internet Technology and Its Applications)
• A Clock Distribution Technique with an Automatic Skew Compensation Circuit

スポンサーリンク