A High-Performance Multicast Switch and Its Feasibility Study
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes the design and evaluation of a high-performance multicast ATM switch and its feasibility study, including its 40 Gbit/s LSI packaging. The multicast switch is constructed using a serial combination of rerouting networks and employs an adapted Boolean interval-splitting scheme for a generalized self-routing algorithm. Analysis and computer simulation results show that the cell loss probability is easily controlled by increasing the number of switching stage. It is shown that the switch configuration can be transformed into other patterns to be built from banyan-based subnetworks of arbitrary size for LSI packaging. It is also shown that an LSI chip integrating an 8×8 banyan-based subnetwork using 0.25-μm CMOS/SIMOX technology can attain a 40-Gbit/s switching capability.
- 社団法人電子情報通信学会の論文
- 1998-02-25
著者
-
Ohtomo Y
Ntt System Electronics Lab. Atsugi‐shi Jpn
-
Ohtomo Yusuke
Ntt System Electronics Laboratories
-
URUSHIDANI Shigeo
NTT Network Services Labs., NTT Corporation
-
YASUDA Sadayuki
NTT Network Service Systems Labotatories
-
Hino S
Ntt Network Innovation Lab. Yokosuka‐shi Jpn
-
Hino Shigeki
Ntt Network Service Systems Laboratories
-
Yasuda S
Renesas Device Design Itami‐shi Japan
-
Urushidani Shigeo
Ntt Network Service Systems Laboratories
-
Urushidani Shigeo
Ntt Network Service Switching Systems Laboratories
-
Yasuda Sadayuki
NTT Network Service Systems Laboratories
関連論文
- Design and Architectural Concepts for Border Model Based IP/Optical Multi-Layer Service Networks(Next Generation Photonic Network Technologies)
- A Large-Scale IP and Lambda Integrated Router Architecture(Photonic IP Network Technologies for Next Generation Broadband Access)
- An Effective Routing Methodology for Gb/s LSIs Using Deep-Submicron Technology
- A Fully Depleted CMOS/SIMOX LSI Scheme Using a LVTTL-Compatible and Over-2,000-V ESD-Hardness I/O Circuit for Reduction in Active and Static Power Consumption (Special Issue on SOI Devices and Their Process Technologies)
- A High-Performance Switch Architecture for Free-Space Photonic Switching Systems (Joint Special Issue on Photonics in Switching : Systems and Devices)
- A High-Performance Switch Architecture for Free-Space Photonic Switching Systems (Joint Special Issue on Photonics in Switching : Systems and Devices)
- A 40-Gb/s 8×8 ATM Switch LSI Using 0.25-μm CMOS/SIMOX(Special Issue on Multimedia, Network, and DRAM LSIs)
- A High-Performance Multicast Switch and Its Feasibility Study
- A 2.6-Gbps/pin SIMOX-CMOS Low-Voltage-Swing Interface Circuit (Special Issue on Ultra-High-Speed LSIs)
- A 4:1 MUX Circuit Using 1/4 Micron CMOS/SIMOX for High-Speed and Low-Power Applications
- 3-Gb/s CMOS 1:4 MUX and DEMUX ICs
- A Low-Power and High-Speed Impulse-Transmission CMOS Interface Circuit
- Asynchronous Transfer Mode Switching LSI Chips with 10-Gb/s Serial I/O Ports(Special Issue on the 1994 VLSI Circuits Symposium)
- Resource Management in Layer 1 Virtual Private Networks(Network)
- Generalized Traffic Engineering Protocol for Multi-Layer GMPLS Networks(Next Generation Photonic Network Technologies)
- Proposal and Comparison of QoS Schemes for IP-over-Optical Multilayer Networks(Next Generation Photonic Network Technologies)
- Network Design Scheme for Virtual Private Network Services(Network)