Bi-Partition of Shared Binary Decision Diagrams(Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
A shared binary decision diagram (SBDD) represents a multiple-output function, where nodes are shared among BDDs representing the various outputs. A partitioned SBDD consists of two or more SBDDs that share nodes. The separate SBDDs are optimized independently, often resulting in a reduction in the number of nodes over a single SBDD. We show a method for partitioning a single SBDD into two parts that reduces the node count. Among the benchmark functions tested, a node reduction of up to 23% is realized.
- 社団法人電子情報通信学会の論文
- 2002-12-01
著者
-
SASAO Tsutomu
Department of Computer Science and Electronics, Kyushu Institute of Technology
-
BUTLER Jon
Department of Electrical and Computer Engineering, Naval Postgraduate School
-
BUTLER Jon
海軍大学院大学
-
Butler Jon
Naval Postgraduate School Ca Usa
-
MATSUURA Munehiro
Department of Computer Science and Electronics, Kyushu Institute of Technology
-
Butler Jon
Department Of Electrical And Computer Engineering Naval Postgraduate School
-
IGUCHI Yukihiro
Department of Computer Science, Meiji University
-
Sasao T
Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
Sasao Tsutomu
Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
Iguchi Y
Department Of Computer Science Meiji University
-
Iguchi Yukihiro
Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
MATSUURA Munehiro
Kyushu Institute of Technology
-
Matsuura Munehiro
Department Of Computer Science And Electronics Kyushu Institute Of Technology
関連論文
- A Systematic Design Method for Two-Variable Numeric Function Generators Using Multiple-Valued Decision Diagrams
- Compact Numerical Function Generators Based on Quadratic Approximation : Architecture and Synthesis Method(Circuit Synthesis,VLSI Design and CAD Algorithms)
- EVBDDを用いた数値計算回路の構成(演算手法,デザインガイア2006-VLSI設計の新しい大地を考える研究会)
- 二次近似法に基づくプログラマブル数値計算回路の構成とその合成法(FPGAとその応用及び一般)
- プログラマブル数値計算回路のアーキテクチャとその合成法(設計手法と高性能化)
- 書換え可能な二変数関数の数値計算回路について(リコンフィギャラブル応用,デザインガイア2008-VLSI設計の新しい大地)
- A Parallel Branching Program Machine for Sequential Circuits: Implementation and Evaluation
- Bi-Partition of Shared Binary Decision Diagrams(Special Section on VLSI Design and CAD Algorithms)
- 論理関数のBi-decompositionについて
- Time-Division Multiplexing Realizations of Multiple-Output Functions Based on Shared Multi-Terminal Multiple-Valued Decision Diagrams (Special Issue on Multiple-Valued Logic and Its Applications)
- FPGA実装に適した多項式近似に基づく数値計算回路(アプリケーション高速化,リコンフィギャラブルシステム,一般)
- 二次近似法に基づくプログラマブル数値計算回路の構成とその合成法
- 二次近似法に基づくプログラマブル数値計算回路の構成とその合成法
- 二次近似法に基づくプログラマブル数値計算回路の構成とその合成法(FPGAとその応用及び一般)
- 二次近似法に基づくプログラマブル数値計算回路の構成とその合成法(FPGAとその応用及び一般)
- 二次近似法に基づくプログラマブル数値計算回路の構成とその合成法(FPGAとその応用及び一般)
- Design Method for Numerical Function Generators Using Recursive Segmentation and EVBDDs(Logic Synthesis and Verification,VLSI Design and CAD Algorithms)
- Exact Minimization of FPRMs for Incompletely Specified Functions by Using MTBDDs(Logic Synthesis, VLSI Design and CAD Algorithms)
- A New Equivalence Relation of Logic Functions and Its Application in the Design of AND-OR-EXOR Networks(Discrete Mathematics and Its Applications)
- BDD Representation for Incompletely Specified Multiple-Output Logic Functions and Its Applications to the Design of LUT Cascades(Logic Synthesis and Verification,VLSI Design and CAD Algorithms)
- A Systematic Design Method for Two-Variable Numeric Function Generators Using Multiple-Valued Decision Diagrams
- A Quaternary Decision Diagram Machine : Optimization of Its Code
- Efficient Computation of Canonical Form under Variable Permutation and Negation for Boolean Matching in Large Libraries(Logic Synthesis,VLSI Design and CAD Algorithms)
- A Parallel Branching Program Machine for Sequential Circuits : Implementation and Evaluation
- A Memory-Based Programmable Logic Device Using a Look-Up Table Cascade with Synchronous SRAMs
- A Realization of Multiple-Output Functions by a Look-Up Table Ring(Logic Synthesis)(VLSI Design and CAD Algorithms)
- Design Methods of Radix Converters Using Arithmetic Decompositions(Computer Components)
- A Design of AES Encryption Circuit with 128-bit Keys Using Look-Up Table Ring on FPGA(Computer Components)
- Area-Time Complexities of Multi-Valued Decision Diagrams(Discrete Mathematics and Its Applications)
- On Properties of Kleene TDDs(Special Issue on Test and Diagnosis of VLSI)
- Representations of Multiple-Output Functions Using Binary Decision Diagrams for Characteristic Functions (Special Section on VLSI Design and CAD Algorithms)
- Compact Representations of Logic Functions Using Heterogeneous MDDs(Logic and High Synthesis)(VLSI Design and CAD Algorithms)
- A PC-Based Logic Simulator Using a Look-Up Table Cascade Emulator(Simulation and Verification,VLSI Design and CAD Algorithms)
- A Design Algorithm for Sequential Circuits Using LUT Rings(Logic Synthesis, VLSI Design and CAD Algorithms)
- Fault Diagnosis for RAMs Using Walsh Spectrum(Memory Testing)(Test and Verification of VLSI)
- Fast Boolean Matching under Permutation by Efficient Computation of Canonical Form(Logic Synthesis)(VLSI Design and CAD Algorithms)
- Output Phase Optimization for AND-OR-EXOR PLAs with Decoders and Its Application to Design of Adders(Digital Circuits and Computer Arithmetic, Recent Advances in Circuits and Systems-Part 1)
- A Design Method of a Regular Expression Matching Circuit Based on Decomposed Automaton
- A Memory-Based Programmable Logic Device Using Look-Up Table Cascade with Synchronous Static Random Access Memories
- A Virus Scanning Engine Using an MPU and an IGU Based on Row-Shift Decomposition
- On the Numbers of Products in Prefix SOPs for Interval Functions
- On Optimizations of Edge-Valued MDDs for Fast Analysis of Multi-State Systems