A Realization of Multiple-Output Functions by a Look-Up Table Ring(Logic Synthesis)(<Special Section>VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
A look-up table (LUT) cascade is a new type of a programmable logic device (PLD) that provides an alternative way to realize multiple-output functions. An LUT ring is an emulator for an LUT cascade. Compared with an LUT cascade, the LUT ring is more flexible. In this paper we discuss the realization of multiple-output functions with the LUT ring. Unlike an FPGA realization of a logic function, accurate prediction of the delay time is easy in an LUT ring realization. A prototype of an LUT ring has been custom-designed with 0.35 μm CMOS technology. Simulation results show that the LUT ring is 80 to 241 times faster than software programs on an SH-1, and 36 to 93 times faster than software programs on a Pentiumlll when the frequencies for the LUT ring and the MPUs are the same, but is slightly slower than commercial FPGAs.
- 社団法人電子情報通信学会の論文
- 2004-12-01
著者
-
NAGAYAMA Shinobu
Department of Computer and Network Engineering, Hiroshima City University
-
SASAO Tsutomu
Department of Computer Science and Electronics, Kyushu Institute of Technology
-
MATSUURA Munehiro
Department of Computer Science and Electronics, Kyushu Institute of Technology
-
IGUCHI Yukihiro
Department of Computer Science, Meiji University
-
Nakamura K
Tokyo Inst. Technol. Tokyo Jpn
-
Sasao T
Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
Sasao Tsutomu
Center For Microelectronic Systems Kyushu Institute Of Technology
-
Iguchi Y
Department Of Computer Science Meiji University
-
Iguchi Yukihiro
Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
MATSUURA Munehiro
Kyushu Institute of Technology
-
QIN Hui
Department of Computer Science and Electronics, Kyushu Institute of Technology
-
NAKAMURA Kazuyuki
Center for Microelectronic Systems, Kyushu Institute of Technology
-
Nagayama Shinobu
Department Of Computer And Network Engineering Hiroshima City University
-
Nagayama Shinobu
Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
Matsuura Munehiro
Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
QIN Hui
the Department of Computer Science and Electronics, Kyushu Institute of Technology
-
Qin Hui
The Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
Nakamura Kazuyuki
Center For Microelectronic Systems Kyushu Institute Of Technology
関連論文
- A Systematic Design Method for Two-Variable Numeric Function Generators Using Multiple-Valued Decision Diagrams
- Compact Numerical Function Generators Based on Quadratic Approximation : Architecture and Synthesis Method(Circuit Synthesis,VLSI Design and CAD Algorithms)
- A Parallel Branching Program Machine for Sequential Circuits: Implementation and Evaluation
- Bi-Partition of Shared Binary Decision Diagrams(Special Section on VLSI Design and CAD Algorithms)
- PLL Timing Design Techniques for Large-Scale, High-Speed, Low-Power, Low-Cost SRAMs
- Time-Division Multiplexing Realizations of Multiple-Output Functions Based on Shared Multi-Terminal Multiple-Valued Decision Diagrams (Special Issue on Multiple-Valued Logic and Its Applications)
- Design Method for Numerical Function Generators Using Recursive Segmentation and EVBDDs(Logic Synthesis and Verification,VLSI Design and CAD Algorithms)
- Exact Minimization of FPRMs for Incompletely Specified Functions by Using MTBDDs(Logic Synthesis, VLSI Design and CAD Algorithms)
- A New Equivalence Relation of Logic Functions and Its Application in the Design of AND-OR-EXOR Networks(Discrete Mathematics and Its Applications)
- BDD Representation for Incompletely Specified Multiple-Output Logic Functions and Its Applications to the Design of LUT Cascades(Logic Synthesis and Verification,VLSI Design and CAD Algorithms)
- A Systematic Design Method for Two-Variable Numeric Function Generators Using Multiple-Valued Decision Diagrams
- A Quaternary Decision Diagram Machine : Optimization of Its Code
- Efficient Computation of Canonical Form under Variable Permutation and Negation for Boolean Matching in Large Libraries(Logic Synthesis,VLSI Design and CAD Algorithms)
- A Parallel Branching Program Machine for Sequential Circuits : Implementation and Evaluation
- A Memory-Based Programmable Logic Device Using a Look-Up Table Cascade with Synchronous SRAMs
- A Realization of Multiple-Output Functions by a Look-Up Table Ring(Logic Synthesis)(VLSI Design and CAD Algorithms)
- Design Methods of Radix Converters Using Arithmetic Decompositions(Computer Components)
- A Design of AES Encryption Circuit with 128-bit Keys Using Look-Up Table Ring on FPGA(Computer Components)
- Area-Time Complexities of Multi-Valued Decision Diagrams(Discrete Mathematics and Its Applications)
- On Properties of Kleene TDDs(Special Issue on Test and Diagnosis of VLSI)
- Representations of Multiple-Output Functions Using Binary Decision Diagrams for Characteristic Functions (Special Section on VLSI Design and CAD Algorithms)
- Compact Representations of Logic Functions Using Heterogeneous MDDs(Logic and High Synthesis)(VLSI Design and CAD Algorithms)
- A PC-Based Logic Simulator Using a Look-Up Table Cascade Emulator(Simulation and Verification,VLSI Design and CAD Algorithms)
- A Design Algorithm for Sequential Circuits Using LUT Rings(Logic Synthesis, VLSI Design and CAD Algorithms)
- Fault Diagnosis for RAMs Using Walsh Spectrum(Memory Testing)(Test and Verification of VLSI)
- An Electrically Adjustable 3-Terminal Regulator for Post-Fabrication Level-Trimming with a Reliable 1-Wire Serial I/O
- A Design Method of a Regular Expression Matching Circuit Based on Decomposed Automaton
- A Memory-Based Programmable Logic Device Using Look-Up Table Cascade with Synchronous Static Random Access Memories
- A Virus Scanning Engine Using an MPU and an IGU Based on Row-Shift Decomposition
- On the Numbers of Products in Prefix SOPs for Interval Functions
- On Optimizations of Edge-Valued MDDs for Fast Analysis of Multi-State Systems