SAR ADC Algorithm with Redundancy and Digital Error Correction

スポンサーリンク

概要

• 論文の詳細を見る

• This paper describes an algorithm for Successive Approximation Register (SAR) ADCs with overlapping steps that allow comparison decision errors (due to, such as DAC incomplete settling) to be digitally corrected. We generalize this non-binary search algorithm, and clarify which decision errors it can digitally correct. This algorithm requires more SAR ADC conversion steps than a binary search algorithm, but we show that the sampling speed of an SAR ADC using this algorithm can be faster than that of a conventional binary-search SAR ADC—because the latter must wait for the settling time of the DAC inside the SAR ADC.

• 2010-02-01

著者

• SAN Hao

  Department of Information Network Engineering, Tokyo City University

• San Hao

  Dep. Of Information Network Engineering Tokyo City Univ.

• San Hao

  Department Of Electronic Engineering Faculty Of Engineering Gunma University

• Hotta Masao

  Department Of Electronics & Communication Engineering Musashi Institute Of Technology

• KOBAYASHI Haruo

  Electronic Engineering Department, Graduate School of Engineering, Gunma University

• Kobayashi Haruo

  Electronic Engineering Department Graduate School Of Engineering Gunma University

• Takahashi Yosuke

  Electronic Engineering Department Graduate School Of Engineering Gunma University

• Mori Toshihiko

  Semiconductor Technology Academic Research Center (starc)

• Ogawa Tomohiko

  Electronic Engineering Department Graduate School Of Engineering Gunma University

• San Hao

  Tokyo City Univ. Tokyo Jpn

• MATSUURA Tatsuji

  Semiconductor and Integrated Circuits Group, Advanced Analog Technology Center, Hitachi, Ltd.

• Takai Nobukazu

  Electronic Engineering Department Graduate School Of Engineering Gunma University

• Takai Nobukazu

  Department Of Electronic Engineering Graduate School Of Engineering Gunma University

• ABE Akira

  Semiconductor Technology Academic Research Center (STARC)

• YAGI Katsuyoshi

  Semiconductor Technology Academic Research Center (STARC)

• Yahagi Kouichi

  Semiconductor Technology Academic Research Center (starc)

• Matsuura Tatsuji

  Semiconductor Technology Academic Research Center (starc)

• Matsuura Tatsuji

  Semiconductor & Integrated Circuits Div. Hitachi Ltd.

• Kobayashi Haruo

  Gunma University

• Kobayashi Haruo

  Department Of Electronic Engineering Graduate School Of Engineering Gunma University

• Takai Nobukazu

  Gunma University

関連論文

• Noise-Coupled ΔΣAD Modulator with Shared OP-Amp
• Noise-Coupled Image Rejection Architecture of Complex Bandpass ΔΣAD Modulator
• Cross-Noise-Coupled Architecture of Complex Bandpass ΔΣAD Modulator
• Technique to Improve the Performance of Time-Interleaved A-D Converters with Mismatches of Non-linearity
• EMI Reduction by Spread-Spectrum Clocking in Digitally-Controlled DC-DC Converters
• Noise-Coupled Image Rejection Architecture of Complex Bandpass ΔΣAD Modulator
• SAR ADC Algorithm with Redundancy and Digital Error Correction
• Sampling Jitter and Finite Aperture Time Effects in Wideband Data Acquisition Systems(Special Section on Analog Circuit Techniques and Related Topics)
• A Second-Order Multibit Complex Bandpass ΔΣAD Modulator with I, Q Dynamic Matching and DWA Algorithm(Analog Circuits and Related SoC Integration Technologies)
• Complex Bandpass ΔΣAD Modulator Architecture without I, Q-Path Crossing Layout(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Cross-Noise-Coupled Architecture of Complex Bandpass ΔΣAD Modulator
• A 10-bit 3-Msample/s CMOS Multipath Multibit Cyclic ADC (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
• A 1.2-V Feedforward Amplifier and A/D Converter for Mixed Analog/Digital LSIs (Special Issue on Low-Power LSI Technologies)
• A Novel False Lock Detection Technique for a Wide Frequency Range Delay-Locked Loop( Analog Circuit Techniques and Related Topics)
• Analysis of CMOS ADC Nonlinear Input Capacitance
• Novel Architecture of Feedforward Second-Order Multibit ΔΣAD Modulator
• A Practical Analog BIST Cooperated with an LSI Tester( Analog Circuit Techniques and Related Topics)
• THD Measurement and Compensation for Analog Circuits with Fine CMOS Devices
• Total Harmonic Distortion Measurement System of Electronic Devices up to 100MHz with Remarkable Sensitivity
• Algorithms for Digital Correction of ADC Nonlinearity
• Rail-to-Rail OTA Based on Signal Decomposition(Analog Circuit Techniques and Related Topics)
• A Noise-Shaping Algorithm of Multi-bit DAC Nonlinearities in Complex Bandpass ΔΣAD Modulators(Selected Papers from the 16th Workshop on Circuits and Systems in Karuizawa)
• High-Speed Continuous-Time Subsampling Bandpass ΔΣAD Modulator Architecture Employing Radio Frequency DAC(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Highly-Efficient Low-Voltage-0peration Charge Pump Circuits Using Bootstrapped Gate Transfer Switches (特集 低電圧・低消費電力化アナログ回路技術)
• C-12-48 Finite Aperture Time and Sampling Bandwidth
• Substrate Noise Reduction Using Active Guard Band Filters in Mixed-Signal Integrated Circuits (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
• Design of Fourth-Order Continuous-Time Bandpass ΔΣAD Modulator for RF Sampling
• Production Test Considerations for Mixed-signal IC with Background Calibration
• SAR ADC Architecture with Digital Error Correction
• Reducing Spurious Output of Balanced Modulators by Dynamic Matching of I, Q Quadrature Paths(AD/DA, Analog Circuit and Device Technologies)
• GaAs MESFET High Frequency Current Mirror
• Steep Down-Slope Sawtooth Wave Generator Utilizing Two Triangluar Waves Exclusively
• GaAs MESFET high output impedance current mirror
• GaAs FET Current-Mode Integrators and Their Application to Filters (Special Section on Analog Circuit Techniques and Related Topics)
• Rail-to-Rail OTA Utilizing Linear V-I Conversion Circuit Whose Input Stage is Composed of Single Channel MOSFETs(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
• GaAs MESFET Linearized Transconductor and Active Load with no CMFB (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
• FOREWORD
• Background Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme
• Design for Testability That Reduces Linearity Testing Time of SAR ADCs
• A High Efficiency, Extended Load Range Boost Regulator Optimized for Energy Harvesting Applications
• Robust Cyclic ADC Architecture Based on β-Expansion
• Non-binary Pipeline Analog-to-Digital Converter Based on β-Expansion
• Non-binary Pipeline Analog-to-Digital Converter Based on β-Expansion

もっと見る 閉じる

スポンサーリンク