Design of Fourth-Order Continuous-Time Bandpass ΔΣAD Modulator for RF Sampling

スポンサーリンク

概要

• 論文の詳細を見る
• 2010-11-01

著者

• KOBAYASHI Haruo

  Electronic Engineering Department, Graduate School of Engineering, Gunma University

• Kobayashi Haruo

  Electronic Engineering Department Graduate School Of Engineering Gunma University

• Iizuka Kunihiko

  Sharp

• Takai Nobukazu

  Electronic Engineering Department Graduate School Of Engineering Gunma University

• Iizuka Kunihiko

  Sharp Corporation

• Re Pascal

  Sharp Corporation

• LIN Haijun

  Electronic Engineering Department, Graduate School of Engineering, Gunma University

• Lin Haijun

  Electronic Engineering Department Graduate School Of Engineering Gunma University

関連論文

• Technique to Improve the Performance of Time-Interleaved A-D Converters with Mismatches of Non-linearity
• EMI Reduction by Spread-Spectrum Clocking in Digitally-Controlled DC-DC Converters
• SAR ADC Algorithm with Redundancy and Digital Error Correction
• Sampling Jitter and Finite Aperture Time Effects in Wideband Data Acquisition Systems(Special Section on Analog Circuit Techniques and Related Topics)
• A Second-Order Multibit Complex Bandpass ΔΣAD Modulator with I, Q Dynamic Matching and DWA Algorithm(Analog Circuits and Related SoC Integration Technologies)
• Complex Bandpass ΔΣAD Modulator Architecture without I, Q-Path Crossing Layout(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers
• Analysis of CMOS ADC Nonlinear Input Capacitance
• A Practical Analog BIST Cooperated with an LSI Tester( Analog Circuit Techniques and Related Topics)
• THD Measurement and Compensation for Analog Circuits with Fine CMOS Devices
• Total Harmonic Distortion Measurement System of Electronic Devices up to 100MHz with Remarkable Sensitivity
• Algorithms for Digital Correction of ADC Nonlinearity
• High-Speed Continuous-Time Subsampling Bandpass ΔΣAD Modulator Architecture Employing Radio Frequency DAC(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Design of Fourth-Order Continuous-Time Bandpass ΔΣAD Modulator for RF Sampling
• Production Test Considerations for Mixed-signal IC with Background Calibration
• SAR ADC Architecture with Digital Error Correction
• FOREWORD
• Reducing Spurious Output of Balanced Modulators by Dynamic Matching of I, Q Quadrature Paths(AD/DA, Analog Circuit and Device Technologies)
• FOREWORD
• 9dB NF and +11dBm OIP3 CMOS Single Conversion Front-End for a Satellite Low-Noise Block Down-Converter

もっと見る 閉じる

スポンサーリンク