Non-binary Pipeline Analog-to-Digital Converter Based on β-Expansion
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a pipeline analog-to-digital converter (ADC) with non-binary encoding technique based on β-expansion. By using multiply-by-β switched-capacitor (SC) multiplying digital-to-analog converter (MDAC) circuit, our proposed ADC is composed by radix-β (1<β<2) 1bit pipeline stages instead of using the conventional radix-2 1.5bit/1bit pipeline stages to realize non-binary analog-to-digital conversion. Also with proposed β-value estimation algorithm, there is not any digital calibration technique is required in proposed pipeline ADC. The redundancy of non-binary ADC tolerates not only the non-ideality of comparator, but also the mismatch of capacitances and the gain error of operational amplifier (op-amp) in MDAC. As a result, the power hungry high gain and wide bandwidth op-amps are not necessary for high resolution ADC, so that the reliability-enhanced pipeline ADC with simple amplifiers can operate faster and with lower power. We analyse the β-expansion of AD conversion and modify the β-encoding technique for pipeline ADC. In our knowledge, this is the first proposal architecture for non-binary pipeline ADC. The reliability of the proposed ADC architecture and β-encoding technique are verified by MATLAB simulations.
著者
-
HOTTA Masao
Tokyo City University
-
San Hao
Tokyo City Univ. Tokyo Jpn
-
Aihara Kazuyuki
Institute Of Industrial Science The University Of Tokyo
-
MARUYAMA Tsubasa
Tokyo City University
-
KATO Tomonari
Tokyo City University
関連論文
- A Cascaded Folding ADC Based on Fast-Settling 3-Degree Folders with Enhanced Reset Technique
- Noise-Coupled ΔΣAD Modulator with Shared OP-Amp
- A Current-Sampling-Mode CMOS Arbitrary Chaos Generator Circuit Using Pulse Modulation Approach
- A CMOS Spiking Neural Network Circuit with Symmetric/Asymmetric STDP Function
- A Cascaded Folding ADC Based on Fast-Settling 3-Degree Folders with Enhanced Reset Technique
- SAR ADC Algorithm with Redundancy and Digital Error Correction
- A Second-Order Multibit Complex Bandpass ΔΣAD Modulator with I, Q Dynamic Matching and DWA Algorithm(Analog Circuits and Related SoC Integration Technologies)
- Complex Bandpass ΔΣAD Modulator Architecture without I, Q-Path Crossing Layout(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Novel Architecture of Feedforward Second-Order Multibit ΔΣAD Modulator
- A-2-24 ローレンツプロットとポアンカレ断面に基づく引き延ばし・折り畳み構造の解析(A-2.非線形問題,一般講演)
- SAR ADC Architecture with Digital Error Correction
- Reducing Spurious Output of Balanced Modulators by Dynamic Matching of I, Q Quadrature Paths(AD/DA, Analog Circuit and Device Technologies)
- A model of amoeba-based neurocomputer (特集 物質の計算としての化学反応・生命)
- Detecting Generalized Synchronization of Chaotic Dynamical Systems : A Kernel-Based Method and Choice of Its Parameter(Oscillation, Chaos and Network Dynamics in Nonlinear Science)
- Pulse Dynamics in a Model of Coupled Excitable Fibers--A Variety of Patterns and Spatio-temporal Chaos (生命リズムと振動子ネットワーク)
- The double-assignment method for the exponential chaotic tabu search in quadratic assignment problems
- The Stabilizing mechanism for an interrupted dynamical system with periodic threshold
- Stability Analysis of Stochastic Neural Network with Depression and Facilitation Synapses
- 1SC-04 生命ネットワークにおける動的ロバスト性の数理的解析(1SC 生物学における数学的手法の最前線,シンポジウム,日本生物物理学会第50回年会(2012年度))
- Robust Cyclic ADC Architecture Based on β-Expansion
- Non-binary Pipeline Analog-to-Digital Converter Based on β-Expansion
- Equivalence of convex minimization problems over base polytopes
- AS-1-4 Laterality of Gamma-Oscillations in Primate Medial Motor Area during Visually-Guided Movements
- Change-point detection with recurrence networks
- AS-1-6 Relations between the method for transforming networks to time series and communities in a network
- Non-binary Pipeline Analog-to-Digital Converter Based on β-Expansion