A 10-bit 3-Msample/s CMOS Multipath Multibit Cyclic ADC (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
A 10-bit 3-Msample / s multibit cyclic A / D converter for mixed-signal LSIs with a small chip-area of 1.5mm^2 and low power consumption of 10.8mW with a 2.7-V power supply was realized using a 0.8-μm CMOS process. This ADC module is designed for high-speed servo-controller LSIs used in hard-disk-drive systems. We found that three-cycle cyclic conversion (four bit, three bit +(one redundant bit), and three bit+(one redundant bit)) was optimal for achieving 10-bit resolution with a small chip-area and low power consumption given a required conversion time of 0.33μs. Our multipath architecture cut power consumption by 30% compared to conventional cyclic A / D converters. By adding one signal path between the residue amplifier and the four bit subADC, the settling timing requirement can be relaxed, and the amplifier's power consumption thus reduced.
- 社団法人電子情報通信学会の論文
- 2000-02-25
著者
-
TSUKADA Toshiro
Semiconductor Technology Academic Research Center
-
IMAIZUMI Eiki
Renesas Technology Corp.
-
Imaizumi E
Renesas Technology Corp.
-
Imaizumi Eiki
Hitachi Ulsi Engineering Corp.
-
MATSUURA Tatsuji
Semiconductor and Integrated Circuits Group, Advanced Analog Technology Center, Hitachi, Ltd.
-
KITAGAWA Akihiro
Semiconductor and Integrated Circuits Group, Hitachi, Ltd.
-
Matsuura Tatsuji
Semiconductor & Integrated Circuits Div. Hitachi Ltd.
-
Matsuura Tatsuji
Semiconductor And Integrated Circuits Group Advanced Analog Technology Center Hitachi Ltd.
-
Tsukada Toshiro
Semiconductor & Integrated Circuits Group Hitachi Lid.
-
Tsukada Toshiro
Semiconductor And Integrated Circuits Group Hitachi Ltd.
-
Kitagawa A
Semiconductor And Integrated Circuits Group Hitachi Ltd.
-
Kitagawa Akihiro
Semiconductor & Integrated Circuits Group Hitachi Lid.
関連論文
- Non-Quasi-Static Carrier Dynamics of MOSFETs under Low-Voltage Operation
- SAR ADC Algorithm with Redundancy and Digital Error Correction
- A Second-Order Multibit Complex Bandpass ΔΣAD Modulator with I, Q Dynamic Matching and DWA Algorithm(Analog Circuits and Related SoC Integration Technologies)
- Complex Bandpass ΔΣAD Modulator Architecture without I, Q-Path Crossing Layout(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- 1-GHz Input Bandwidth Under-Sampling A/D Converter with Dynamic Current Reduction Comparator for UWB-IR Receiver
- A 3.2-mA 6-Bit Pipelined A/D Coverter for a Bluetooth RF Transceiver(Special Issue on High-Performance Analog Integrated Circuits)
- A 10-bit 3-Msample/s CMOS Multipath Multibit Cyclic ADC (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
- A 1.2-V Feedforward Amplifier and A/D Converter for Mixed Analog/Digital LSIs (Special Issue on Low-Power LSI Technologies)
- A Novel False Lock Detection Technique for a Wide Frequency Range Delay-Locked Loop( Analog Circuit Techniques and Related Topics)
- High-Speed Continuous-Time Subsampling Bandpass ΔΣAD Modulator Architecture Employing Radio Frequency DAC(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Approaches to Reducing Digital-Noise Coupling in CMOS Mixed-Signal LSIs (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- Substrate Noise Reduction Using Active Guard Band Filters in Mixed-Signal Integrated Circuits (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- Low-Voltage and Low-Power Logic, Memory, and Analog Circuit Techniques for SoCs Using 90nm Technology and Beyond (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
- SAR ADC Architecture with Digital Error Correction
- A Fast and Accurate Method of Redesigning Analog Subcircuits for Technology Scaling (Special Section on Analog Circuit Techniques and Related Topics)
- Experimental Study on Fully Integrated Active Guard Band Filters for Suppressing Substrate Noise in Sub-Micron CMOS Processes for System-on-a-Chip(Regular Section)