Substrate Noise Reduction Using Active Guard Band Filters in Mixed-Signal Integrated Circuits (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
スポンサーリンク
概要
- 論文の詳細を見る
A method called "active guard band filtering" is proposed for reducing substrate noise in analog and digital mixed-signal integrated circuits. A noise cancellation signal having an inverse value to the substrate noise is actively input into a guard band to suppress the substrate noise. An operational amplifier produces the noise cancellation signal based upon the substrate noise detected by one guard band and feeds this signal through another guard band into the substrate. This is done within the amplifier feedback loop, which includes the guard bands and the substrate. The noise suppression effect was measured by using 0.8 μm CMOS test chip. Using active guard band filtering suppressed substrate noise to -40 dB of the original non-canceled noise level at 8 MHz. The noise suppression effect was also observed at frequencies up to 20 MHz, with an external operational amplifier. The influence of parasitic impedance was found to be a key factor in noise suppression. An active guard band filter with an on-chip noise cancellation circuit will be even more effective for high frequencies, because it eliminates parasitic impedance due to external components.
- 社団法人電子情報通信学会の論文
- 1997-02-25
著者
-
TSUKADA Toshiro
Semiconductor Technology Academic Research Center
-
MATSUURA Tatsuji
Semiconductor and Integrated Circuits Group, Advanced Analog Technology Center, Hitachi, Ltd.
-
FUKUDA Keiko
Semiconductor Technology Development Center, Semiconductor & Integrated Circuits Div., Hitachi, Ltd.
-
Fukuda Keiko
Semiconductor Technology Development Center Semiconductor & Integrated Circuits Div. Hitachi Ltd
-
MAEDA Satoshi
Semiconductor Technology Development Center, Semiconductor & Integrated Circuits Div., Hitachi, Ltd.
-
Matsuura Tatsuji
Semiconductor & Integrated Circuits Div. Hitachi Ltd.
-
Matsuura Tatsuji
Semiconductor Technology Development Center Semiconductor & Integrated Circuits Div. Hitachi Ltd
-
Maeda Satoshi
Semiconductor Technology Development Center Semiconductor & Integrated Circuits Div. Hitachi Ltd
-
Tsukada Toshiro
Semiconductor & Integrated Circuits Group Hitachi Lid.
-
Tsukada Toshiro
Semiconductor Technology Development Center Semiconductor & Integrated Circuits Div. Hitachi Ltd
関連論文
- Non-Quasi-Static Carrier Dynamics of MOSFETs under Low-Voltage Operation
- SAR ADC Algorithm with Redundancy and Digital Error Correction
- A Second-Order Multibit Complex Bandpass ΔΣAD Modulator with I, Q Dynamic Matching and DWA Algorithm(Analog Circuits and Related SoC Integration Technologies)
- Complex Bandpass ΔΣAD Modulator Architecture without I, Q-Path Crossing Layout(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- A 10-bit 3-Msample/s CMOS Multipath Multibit Cyclic ADC (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
- A 1.2-V Feedforward Amplifier and A/D Converter for Mixed Analog/Digital LSIs (Special Issue on Low-Power LSI Technologies)
- High-Speed Continuous-Time Subsampling Bandpass ΔΣAD Modulator Architecture Employing Radio Frequency DAC(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Approaches to Reducing Digital-Noise Coupling in CMOS Mixed-Signal LSIs (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- Substrate Noise Reduction Using Active Guard Band Filters in Mixed-Signal Integrated Circuits (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- Low-Voltage and Low-Power Logic, Memory, and Analog Circuit Techniques for SoCs Using 90nm Technology and Beyond (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
- SAR ADC Architecture with Digital Error Correction
- A Fast and Accurate Method of Redesigning Analog Subcircuits for Technology Scaling (Special Section on Analog Circuit Techniques and Related Topics)
- Experimental Study on Fully Integrated Active Guard Band Filters for Suppressing Substrate Noise in Sub-Micron CMOS Processes for System-on-a-Chip(Regular Section)