C-12-48 Finite Aperture Time and Sampling Bandwidth
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人電子情報通信学会の論文
- 2011-02-28
著者
-
Kobayashi Haruo
Gunma Univ. Kiryu‐shi Jpn
-
Abidi Asad
University Of California Los Angeles
-
Niitsu Kiichi
Gunma University
-
Arai Miho
Gunma University
-
Kobayashi Haruo
Gunma University
関連論文
- Noise-Coupled ΔΣAD Modulator with Shared OP-Amp
- EMI Reduction by Spread-Spectrum Clocking in Digitally-Controlled DC-DC Converters
- Analysis of Coupled Inductors for Low-Ripple Fast-Response Buck Converter
- SAR ADC Algorithm with Redundancy and Digital Error Correction
- A Second-Order Multibit Complex Bandpass ΔΣAD Modulator with I, Q Dynamic Matching and DWA Algorithm(Analog Circuits and Related SoC Integration Technologies)
- Complex Bandpass ΔΣAD Modulator Architecture without I, Q-Path Crossing Layout(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Novel Architecture of Feedforward Second-Order Multibit ΔΣAD Modulator
- THD Measurement and Compensation for Analog Circuits with Fine CMOS Devices
- High-Speed Continuous-Time Subsampling Bandpass ΔΣAD Modulator Architecture Employing Radio Frequency DAC(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Highly-Efficient Low-Voltage-0peration Charge Pump Circuits Using Bootstrapped Gate Transfer Switches (特集 低電圧・低消費電力化アナログ回路技術)
- C-12-48 Finite Aperture Time and Sampling Bandwidth
- Production Test Considerations for Mixed-signal IC with Background Calibration
- SAR ADC Architecture with Digital Error Correction
- Reducing Spurious Output of Balanced Modulators by Dynamic Matching of I, Q Quadrature Paths(AD/DA, Analog Circuit and Device Technologies)
- Background Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme
- Design for Testability That Reduces Linearity Testing Time of SAR ADCs
- Finite Aperture Time Effects in Sampling Circuit (AD/DA, PLL)
- A High Efficiency, Extended Load Range Boost Regulator Optimized for Energy Harvesting Applications
- A Feed-Forward Time Amplifier Using a Phase Detector and Variable Delay Lines