Analysis of CMOS Transconductance Amplifiers for Sampling Mixers

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper the transfer function of a system with windowed current integration is discussed. This kind of integration is usually used in a sampling mixer and the current is generated by a transconductance amplifier (TA). The parasitic capacitance (Cp) and the output resistance of the TA (Ro,TA) before the sampling mixer heavily affect the performance. Calculations based on a model including the parasitic capacitance and the output resistance of the TA is carried out. Calculation results show that due to the parasitic capacitance, a notch at the sampling frequency appears, which is very harmful because it causes the gain near the sampling frequency to decrease greatly. The output resistance of the TA makes the depth of the notches shallow and decreases the gain near the sampling frequency. To suppress the effect of Cp and Ro,TA, an operational amplifier is introduced in parallel with the sampling capacitance (Cs). Simulation results show that there is a 17dB gain increase while Cs is 1pF, gm is 9mS, N is 8 with a clock rate of 800MHz.

• （社）電子情報通信学会の論文
• 2008-06-01

著者

• MATSUZAWA Akira

  Department of Physical Electronics, Tokyo Institute of Technology

• Li Ning

  Tokyo Inst. Of Technol. Tokyo Jpn

• Chaivipas Win

  Tokyo Inst. Of Technol. Tokyo Jpn

• LI Ning

  Department of Physical Electronics, Graduate School of Science and Engineering, Tokyo Institute of T

• CHAIVIPAS Win

  Department of Physical Electronics, Graduate School of Science and Engineering, Tokyo Institute of T

• OKADA Kenichi

  Department of Physical Electronics, Graduate School of Science and Engineering, Tokyo Institute of T

• Chaivipas Win

  Department Of Physical Electronics Graduate School Of Science And Engineering Tokyo Institute Of Tec

• Okada Kenichi

  Department Of Physical Electronics Tokyo Institute Of Technology

• Matsuzawa Akira

  Department Of Physical Electronics Tokyo Institute Of Technology

• Li Ning

  Department Of Analytical Chemistry Shenyang Pharmaceutical University

• Okada Kenichi

  Department Of Communications And Computer Engineering Kyoto University

• Matsuzawa Akira

  Dep. Of Physical Electronics Tokyo Inst. Of Technol.

• Okada Kenichi

  Dep. Of Physical Electronics Tokyo Inst. Of Technol.

• Matsuzawa Akira

  Department Of Physical Electronics Graduate School Of Science And Engineering Tokyo Institute Of Technology

関連論文

• An 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
• Analysis of CMOS Transconductance Amplifiers for Sampling Mixers
• A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter(Analog Circuits and Related SoC Integration Technologies)
• Observation of One-dimensional Spinodal Decomposition in a Nematic Liquid Crystal(General)
• A Multi-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique
• Repressive but not activating epigenetic modifications are aberrant on the inactive X chromosome in live cloned cattle
• Development of headspace solid-phase microextraction with on-fiber derivatization for determination of hexanal and heptanal in human blood
• Investigation of volatile biomarkers in lung cancer blood using solid-phase microextraction and capillary gas chromatography-mass spectrometry
• A De-Embedding Method Using Different-Length Transmission Lines for mm-Wave CMOS Device Modeling
• Evaluation of a Multi-Line De-Embedding Technique up to 110GHz for Millimeter-Wave CMOS Circuit Design
• Analysis of CMOS Transconductance Amplifiers for Sampling Mixers
• Spatial Sensitivity of Capacitors in Distributed Resonators and Its Application to Fine and Wide Frequency Tuning Digital Controlled Oscillators
• Analysis of Phase Noise Degradation Considering Switch Transistor Capacitances for CMOS Voltage Controlled Oscillators
• A Wide-Tunable LC-Based Voltage-Controlled Oscillator Using a Divide-by-N Injection-Locked Frequency Divider
• The Optimum Design Methodology of Low-Phase-Noise LC-VCO Using Multiple-Divide Technique
• Ring Hydroxylations of Aromatic Amino Acid Derivatives and Toluene by Hydrogen Peroxide Catalyzed by Manganese Halogenated Porphyrins in CH_2Cl_2/H_2O and Lipid Bilayers
• An 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
• A Performance Model for the Design of Pipelined ADCs with Consideration of Overdrive Voltage and Slewing
• The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time(Analog Circuits and Related SoC Integration Technologies)
• Realistic Delay Calculation Based on Measured Intra-Chip and Inter-Chip Variabilities with the Size Dependence
• Layout Dependent Matching Analysis of CMOS Circuits (Special Section on Analog Circuit Techniques and Related Topics)
• Statistical Gate-Delay Modeling with Intra-Gate Variability(Parasitics and Noise)(VLSI Design and CAD Algorithms)
• Delayed Hemorrhage Following Microvascular Decompression : Three Case Reports
• Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
• Analysis and Design of Direct Reference Feed-Forward Compensation for Fast-Settling All-Digital Phase-Locked Loop(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
• First Principle Study of the Electron-transport Behavior of Porphyrin and Metalloporphyrin Wires
• Comparative Profiles of Gene Expression in Leaves and Roots of Maize Seedlings under Conditions of Salt Stress and the Removal of Salt Stress
• Effect of Heat Treatment on Ion Conductivity of Hydrated ZrO2 Thin Films Prepared by Reactive Sputtering Using H2O Gas
• Simultaneous quantification of venlafaxine and O-desmethylvenlafaxine in human plasma by ultra performance liquid chromatography-tandem mass spectrometry and its application in a pharmacokinetic study
• Compensation techniques for integrated analog device issues
• Wiring technology for analog and mixed signal LSIs
• Mixed Signal SoC Era(Analog Circuit and Device Technologies)
• Measurement of Integrated PA-to-LNA Isolation on Si CMOS Chip
• A 14.3% PAE parallel class-A and AB 60GHz CMOS PA
• Tunable CMOS Power Amplifiers for Reconfigurable Transceivers
• Topology and Design Considerations of 60 GHz CMOS LNAs for Noise Performance Improving
• Two-Stage Band-Selectable CMOS Power Amplifiers Using Inter-Stage Frequency Tuning
• D-dimer as a marker of severity in patients with severe acute pancreatitis
• A Dual-Conduction Class-C VCO for a Low Supply Voltage
• A 24 dB Gain 51-68 GHz Common Source Low Noise Amplifier Using Asymmetric-Layout Transistors
• Inter-Stage Tunable Notch Filter for a Multi-Band WCDMA Receiver
• A Wideband Common-Gate Low-Noise Amplifier Using Capacitive Feedback
• A 24dB Gain 51-68GHz Common Source Low Noise Amplifier Using Asymmetric-Layout Transistors
• Bacterial Population Dynamics in a Laboratory Activated Sludge Reactor Monitored by Pyrosequencing of 16S rRNA
• An Analysis on a Dynamic Amplifier and Calibration Methods for a Pseudo-Differential Dynamic Comparator
• A 0.5-V, 0.05-to-3.2GHz LC-Based Clock Generator for Substituting Ring Oscillators under Low-Voltage Condition
• Evaluation of L-2L De-Embedding Method Considering Misalignment of Contact Position for Millimeter-Wave CMOS Circuit Design
• A 83-dB SFDR 10-MHz Bandwidth Continuous-Time Delta-Sigma Modulator Employing a One-Element-Shifting Dynamic Element Matching
• Statistical Parameter Extraction for Intra- and Inter-Chip Variabilities of Metal–Oxide–Semiconductor Field-Effect Transistor Characteristics
• C-12-11 Indutors and Transformers on 65 nm CMOS Technology for 60 GHz Applications
• Design of Interpolated Pipeline ADC Using Low-Gain Open-Loop Amplifiers
• A 20GHz Push-Push Voltage-Controlled Oscillator Using Second-Harmonic Peaking Technique for a 60GHz Frequency Synthesizer
• A Low-Noise High-Dynamic Range Charge Sensitive Amplifier for Gas Particle Detector Pixel Readout LSIs
• A Study of Stability and Phase Noise of Tail Capacitive-Feedback VCOs
• Design of CMOS Low-Noise Analog Circuits for Particle Detector Pixel Readout LSIs
• A Time-Domain Architecture and Design Method of High Speed A-to-D Converters with Standard Cells
• Evaluation of L-2L De-Embedding Method Considering Misalignment of Contact Position for Millimeter-Wave CMOS Circuit Design
• An Extensible Secure OS Architecture for Embedded Systems
• An Extensible Secure OS Architecture for Embedded Systems
• Ultra-Low-Voltage Dynamic Amplifier
• A 12-bit Interpolated Pipeline ADC Using Body Voltage Controlled Amplifier
• C-12-32 A Current-Reuse Class-C VCO using Dynamic Start-up Circuits
• Bacterial Population Dynamics in a Laboratory Activated Sludge Reactor Monitored by Pyrosequencing of 16S rRNA
• A modified gastrointestinal failure score for patients with severe acute pancreatitis

もっと見る 閉じる

スポンサーリンク