Analysis of CMOS Transconductance Amplifiers for Sampling Mixers
スポンサーリンク
概要
- 論文の詳細を見る
In this paper the transfer function of a system with windowed current integration is discussed. This kind of integration is usually used in a sampling mixer and the current is generated by a transconductance amplifier (TA). The parasitic capacitance (Cp) and the output resistance of the TA (Ro,TA) before the sampling mixer heavily affect the performance. Calculations based on a model including the parasitic capacitance and the output resistance of the TA is carried out. Calculation results show that due to the parasitic capacitance, a notch at the sampling frequency appears, which is very harmful because it causes the gain near the sampling frequency to decrease greatly. The output resistance of the TA makes the depth of the notches shallow and decreases the gain near the sampling frequency. To suppress the effect of Cp and Ro,TA, an operational amplifier is introduced in parallel with the sampling capacitance (Cs). Simulation results show that there is a 17dB gain increase while Cs is 1pF, gm is 9mS, N is 8 with a clock rate of 800MHz.
- （社）電子情報通信学会の論文
著者
-
MATSUZAWA Akira
Department of Physical Electronics, Tokyo Institute of Technology
-
Chaivipas Win
Tokyo Inst. Of Technol. Tokyo Jpn
-
LI Ning
Department of Physical Electronics, Graduate School of Science and Engineering, Tokyo Institute of T
-
CHAIVIPAS Win
Department of Physical Electronics, Graduate School of Science and Engineering, Tokyo Institute of T
-
OKADA Kenichi
Department of Physical Electronics, Graduate School of Science and Engineering, Tokyo Institute of T
関連論文
- An 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
- Analysis of CMOS Transconductance Amplifiers for Sampling Mixers
- A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter(Analog Circuits and Related SoC Integration Technologies)
- Observation of One-dimensional Spinodal Decomposition in a Nematic Liquid Crystal(General)
- A Multi-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique
- Repressive but not activating epigenetic modifications are aberrant on the inactive X chromosome in live cloned cattle
- Development of headspace solid-phase microextraction with on-fiber derivatization for determination of hexanal and heptanal in human blood
- Investigation of volatile biomarkers in lung cancer blood using solid-phase microextraction and capillary gas chromatography-mass spectrometry
- A De-Embedding Method Using Different-Length Transmission Lines for mm-Wave CMOS Device Modeling
- Evaluation of a Multi-Line De-Embedding Technique up to 110GHz for Millimeter-Wave CMOS Circuit Design
- Analysis of CMOS Transconductance Amplifiers for Sampling Mixers
- Spatial Sensitivity of Capacitors in Distributed Resonators and Its Application to Fine and Wide Frequency Tuning Digital Controlled Oscillators
- Analysis of Phase Noise Degradation Considering Switch Transistor Capacitances for CMOS Voltage Controlled Oscillators
- A Wide-Tunable LC-Based Voltage-Controlled Oscillator Using a Divide-by-N Injection-Locked Frequency Divider
- The Optimum Design Methodology of Low-Phase-Noise LC-VCO Using Multiple-Divide Technique
- Ring Hydroxylations of Aromatic Amino Acid Derivatives and Toluene by Hydrogen Peroxide Catalyzed by Manganese Halogenated Porphyrins in CH_2Cl_2/H_2O and Lipid Bilayers
- An 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
- The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time(Analog Circuits and Related SoC Integration Technologies)
- Realistic Delay Calculation Based on Measured Intra-Chip and Inter-Chip Variabilities with the Size Dependence
- Layout Dependent Matching Analysis of CMOS Circuits (Special Section on Analog Circuit Techniques and Related Topics)
- Statistical Gate-Delay Modeling with Intra-Gate Variability(Parasitics and Noise)(VLSI Design and CAD Algorithms)
- Delayed Hemorrhage Following Microvascular Decompression : Three Case Reports
- Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- Analysis and Design of Direct Reference Feed-Forward Compensation for Fast-Settling All-Digital Phase-Locked Loop(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- First Principle Study of the Electron-transport Behavior of Porphyrin and Metalloporphyrin Wires
- Comparative Profiles of Gene Expression in Leaves and Roots of Maize Seedlings under Conditions of Salt Stress and the Removal of Salt Stress
- An Analysis on a Dynamic Amplifier and Calibration Methods for a Pseudo-Differential Dynamic Comparator
- A 0.5-V, 0.05-to-3.2GHz LC-Based Clock Generator for Substituting Ring Oscillators under Low-Voltage Condition
- Evaluation of L-2L De-Embedding Method Considering Misalignment of Contact Position for Millimeter-Wave CMOS Circuit Design