Influence of Doping Gradient near a Channel End on Parasitic Series Resistance of Thin-Film Fully-Depleted Metal–Oxide–Semiconductor Field-Effect Transistors
スポンサーリンク
概要
- 論文の詳細を見る
We experimentally investigated parasitic series resistance in thin-film fully-depleted (FD) metal–oxide–semiconductor field-effect transistors (MOSFETs) built on thin-film silicon-on-insulator (SOI) substrates. We clarified that the resistance near a channel end in FD SOI MOSFETs plays a major role in the parasitic resistance, $R_{\text{para}}$, and that it becomes more significant in devices with a tungsten-covered source and drain. The resistance near the channel end is largely affected by the doping concentration and gradient, and it decreases as a junction becomes steeper. The process condition in source and drain formation, such as dopants implantation energy, rapid thermal annealing largely influences the lateral diffusion of dopants, and thus the steepness of the junction. The SOI thickness and argon-ion implantation for suppression of floating body effects also affect the lateral diffusion and thereby the $R_{\text{para}}$ of FD SOI MOSFETs. The argon-ion implantation after a formation of source and drain can induce an anomalous lateral diffusion of dopants, which might increase the $R_{\text{para}}$. Thinner SOI film can suppress the lateral diffusion, and therefore might be effective for decreasing the $R_{\text{para}}$.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2004-10-15
著者
-
SATO Yasuhiro
NTT Microsystem Integration Laboratories
-
Kado Yuichi
Ntt Micro System Integration Laboratories
-
Tsuchiya Toshiaki
Interdisciplinary Faculty Of Science And Engineering Shimane University
-
Kado Yuichi
NTT Microsystem Integration Laboratories, 3-1 Morinosato Wakamiya, Atsugi, Kanagawa 243-0198, Japan
-
Tsuchiya Toshiaki
Interdisciplinary Faculty of Science and Engineering, Shimane University, 1060 Nishikawatsu, Matsue, Shimane 690-8504, Japan
関連論文
- A1-V Cyclic A/D Converter Using FD-SOI Sample/Hold Circuits for Sensor Networks(Analog, Low-Power LSI and Low-Power IP)
- Low-Frequency Noise in Si_Ge_x p-Channel Metal Oxide Semiconductor Field-Effect Transistors : Semiconductors
- Over-10-dBm output uni-traveling-carrier photodiode module integrating a power amplifier for wireless transmissions in the 125-GHz band
- Influence of Doping Gradient near a Channel End on Parasitic Series Resistance of Thin-Film Fully-Depleted Metal-Oxide-Semiconductor Field-Effect Transistors
- Body-Charge-Induced Switching Characteristics in Fully Depleted Silicon-on-Insulator Digital Circuits
- Impact of Hot Carrier Stress on Low-Frequency Noise Characteristics in Floating-Body Silicon-on-Insulator Metal Oxide Semiconductor Field-Effect Transistors
- Impact of Hot Carrier Stress on Low-Frequency Noise Characteristics in Floating-Body SOI MOSFETs
- 8-mW,1-V,100-Msample/s,6-bit A/D Converter Using a Latched Comparator Operating in the Triode Region
- Millimeter-wave MMIC Technologies Exploring F-band Application(Session7: Millimeter-wave and Terahertz Devices)
- Millimeter-wave MMIC Technologies Exploring F-band Application(Session7: Millimeter-wave and Terahertz Devices)
- Water-Related Instability in Low-Temperature Polycrystalline Silicon Thin-Film Transistors Caused by Self-Heating
- Quantitative Evaluation of Interface Traps in a Nanometer-Thick SiGe/Si Heterostructure in Hetero MOS Devices(Session 1 Silicon Devices I,AWAD2006)
- Quantitative Evaluation of Interface Traps in a Nanometer-Thick SiGe/Si Heterostructure in Hetero MOS Devices(Session 1 Silicon Devices I,AWAD2006)
- Direct Observation of Fluctuations in the Number and Individual Electronic Properties of Interface Traps in Nanoscale Metal–Oxide–Semiconductor Field-Effect Transistors
- Fabrication of a Microelectromechanical System Mirror Array and Its Drive Electrodes for Low Electrical Interference in Wavelength-Selective Switches
- The Generation Process of Interface Traps by Hot-Carrier Injection in Nanoscale Metal-Oxide-Semiconductor Field-Effect Transistors (Special Issue : Solid State Devices and Materials (1))
- Selective Removal of Dry-Etching Residue Derived from Polymer Sacrificial Layer for Microelectromechanical-System Device Fabrication
- Channel Length and Time Dependent Interface Trap Generation near the Source Due to Hot-Carrier Injection in Metal--Oxide--Semiconductor Field-Effect Transistors
- Grain-Boundary Related Hot Carrier Degradation Mechanism in Low-Temperature Polycrystalline Silicon Thin-Film Transistors
- Synchronized Multiple-Array Vibrational Device for Microelectromechanical System Electrostatic Energy Harvester
- The Effect of Thick Interconnections Formed by Gold Electroplating on the Characteristics of Metal–Oxide–Semiconductor Field-Effect Transistors
- Influence of Doping Gradient near a Channel End on Parasitic Series Resistance of Thin-Film Fully-Depleted Metal–Oxide–Semiconductor Field-Effect Transistors
- Influences of Grain Boundaries on Temperature Dependence of Device Characteristics and on Hot Carrier Effects in Low-Temperature Polycrystalline Silicon Thin Film Transistors Containing Large Grains
- Hot Carrier Degradation of SiGe/Si Heterointerface and Experimental Estimation of Density of Locally Generated Heterointerface Traps
- Body-Charge-Induced Switching Characteristics in Fully Depleted Silicon-on-Insulator Digital Circuits