A link removal methodology for application-specific (リコンフィギャラブルシステム)

スポンサーリンク

概要

• 論文の詳細を見る

• The regular 2-D mesh topology has been utilized for most of Network-on-Chips (NoCs) on FPGAs. Spatially biased traffic generated in some applications makes a customization method for removing links more efficient, since some links become low utilization, In this paper, a link removal strategy that customizes the router in NoC is proposed for reconfigurable systems in order to minimize the required hardware amount. Based on the pre-analyzed traffic information, links on which the communication amount is small are removed to reduce the hardware cost with enough performance being kept. Two policies are proposed to avoid deadlocks and they outperform up*/down* routing that is a representative deadlock-free routing on irregular topology. In the image recognition application susan, the proposed method can save 30% of the hardware amount without performance degradation.

• 社団法人電子情報通信学会の論文
• 2008-05-15

著者

• MATSUTANI Hiroki

  Department of Information and Computer Science, Keio University

• WANG Daihan

  Department of Information and Computer Science, Keio University

• KOIBUCHI Michihiro

  National Institute of Informatics

• AMANO Hideharu

  Department of Information and Computer Science, Keio University

• Amano Hideharu

  Keio Univ. Yokohama Jpn

• Matsutani Hiroki

  Keio Univ. Yokohama Jpn

• Matsutani Hiroki

  Graduate School Of Science And Technology Keio University

• Wang Daihan

  Department Of Information And Computer Science Keio University

• AMANO Hideharu

  Faculty of Science and Technology, Keio University

• Amano Hideharu

  Faculty Of Science And Technology Keio University

• Amano Hideharu

  Department Of Computer Science Keio University

• Amano Hideharu

  Department Of Computer Science Graduate School Of Keio University

関連論文

• Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
• A Leakage Efficient Data TLB Design for Embedded Processors
• Architectural Design of Next-Generation Science Information Network(Advanced Transfer Technologies for the Next Generation Network)
• Evaluation of a multicore reconfigurable architecture (VLSI設計技術)
• Evaluation of a multicore reconfigurable architecture (システムLSI設計技術)
• Evaluation of a multicore reconfigurable architecture (リコンフィギャラブルシステム)
• Evaluation of a multicore reconfigurable architecture (コンピュータシステム)
• An On/Off Link Regulation for Low-Power InfiniBand
• A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs
• A link removal methodology for application-specific (リコンフィギャラブルシステム)
• A Port Combination Methodology for Application-Specific Networks-on-Chip on FPGAs(Reconfigurable System and Applications,Reconfigurable Systems)
• A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
• A Parametric Study of Packet-Switched FPGA Overlay Networks
• Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device
• The MDX (Multi-Dimensional X'bar): A Class of Networks for Large Scale Multiprocessors (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
• Performance Evaluation of Instruction Set Architecture of MBP-light : a distributed memory controller for a large scale multiprocessor
• A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor(Software Defined Radio Technology and Its Applications)
• A Leakage Efficient Data TLB Design for Embedded Processors
• Data Multicasting Procedure for Increasing Configuration Speed of Coarse Grain Reconfigurable Devices(Computer Systems)
• A Survey on Dynamically Reconfigurable Processors(Software Defined Radio Technology and Its Applications)
• Design and implementation of reconfigurable sensing system for networked robots
• Design and Implementation of RHiNET-2/NI0 : A Reconfigurable Network Interface for Cluster Computing
• Performance Evaluation of Instruction Set Architecture of MBP-Light in JUMP-1( Development of Advanced Computer Systems)
• Fault Tolerance of the TBSF (Tandem Banyan Switching Fabrics) and PBSF (Piled Banyan Switching Fabrics) (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
• A Leakage Efficient Instruction TLB Design for Embedded Processors
• Special Section on Reconfigurable Systems
• High-Speed Fully-Adaptable CRC Accelerators
• Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design
• A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation

もっと見る 閉じる

スポンサーリンク