A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor(<Special Issue>Software Defined Radio Technology and Its Applications)
スポンサーリンク
概要
- 論文の詳細を見る
A framework of dynamically adaptive hardware mechanism on multicontext reconfigurable devices is proposed, and as an example, an adaptive switching fabric is implemented on NEC's novel reconfigurable device DRP (Dynamically Reconfigurable Processor). In this switch, contexts for the full crossbar and alternative hadware modules, which provide larger bandwidth but can treat only a limited pattern of packet inputs, are prepared. Using the quick context switching functionality, a context for the full crossbar is replaced by alternative contexts according to the packet inputs pattern. If the context corresponding to requested alternative hadware modules is not inside the chip, it is loaded from outside chip to currently unused context memory, then replaced with the full size crossbar. If the traffic includes a lot of packets for specific destinations, a set of con texts frequently used in the traffic is gathered inside the chip like a working set stored in a cache. 4 × 4 mesh network connected with the proposed adaptive switches is simulated, and it appears that the latency between nodes is improved three times when the traffic between neighboring four nodes is dominant.
- 社団法人電子情報通信学会の論文
- 2003-12-01
著者
-
AMANO Hideharu
Department of Information and Computer Science, Keio University
-
Jouraku Akiya
Department Of Computer Science Keio University
-
Amano Hideharu
Department Of Computer Science Keio University
-
ANJO Kenichiro
NEC Electronics
-
Amano Hideharu
Department Of Computer Science Graduate School Of Keio University
関連論文
- Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
- A link removal methodology for application-specific (リコンフィギャラブルシステム)
- A Parametric Study of Packet-Switched FPGA Overlay Networks
- Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device
- The MDX (Multi-Dimensional X'bar): A Class of Networks for Large Scale Multiprocessors (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
- Performance Evaluation of Instruction Set Architecture of MBP-light : a distributed memory controller for a large scale multiprocessor
- A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor(Software Defined Radio Technology and Its Applications)
- Data Multicasting Procedure for Increasing Configuration Speed of Coarse Grain Reconfigurable Devices(Computer Systems)
- A Survey on Dynamically Reconfigurable Processors(Software Defined Radio Technology and Its Applications)
- Design and implementation of reconfigurable sensing system for networked robots
- Design and Implementation of RHiNET-2/NI0 : A Reconfigurable Network Interface for Cluster Computing
- Performance Evaluation of Instruction Set Architecture of MBP-Light in JUMP-1( Development of Advanced Computer Systems)
- Fault Tolerance of the TBSF (Tandem Banyan Switching Fabrics) and PBSF (Piled Banyan Switching Fabrics) (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
- Special Section on Reconfigurable Systems
- High-Speed Fully-Adaptable CRC Accelerators