Design and Implementation of RHiNET-2/NI0 : A Reconfigurable Network Interface for Cluster Computing
スポンサーリンク
概要
- 論文の詳細を見る
A reconfigurable network interface called FtHiNET-2/NI0 is developed for parallel processing of PCs distributed within one or more floors of a building Two configurations: the HS (High Speed) configuration with only a high-speed primitive and the DSM (Distributed Shared Memory) configuration which supports sophisticated primitives can be selected by the network requirement. From the empirical evaluation, it appears that the HS configuration markedly improves the latency of data transfer compared with traditional network interfaces. On the other hand, the DSM configuration executes sophisticated primitives for distributed shared memory more than twice as fast as that of software implementation.
- 社団法人電子情報通信学会の論文
- 2003-05-01
著者
-
AMANO Hideharu
Department of Information and Computer Science, Keio University
-
Amano Hideharu
Department Of Information And Computer Science Keio University
-
Kudoh Tomohiro
National Institute Of Advanced Industrial Science And Technology
-
Yokoyama Tomonori
Department Of Information And Computer Science Keio University
-
Amano Hideharu
Department Of Computer Science Graduate School Of Keio University
-
Tsuchiya Jun-ichiro
Department Of Information And Computer Science Keio University
-
IZU Naoyuki
Department of Information and Computer Science, Keio University
-
WATANABE Konosuke
Department of Information and Computer Science, Keio University
-
Izu Naoyuki
Department Of Information And Computer Science Keio University
-
Watanabe K
Jcb Co. Ltd. Tokyo Jpn
関連論文
- Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
- A link removal methodology for application-specific (リコンフィギャラブルシステム)
- A Parametric Study of Packet-Switched FPGA Overlay Networks
- Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device
- BS-4-41 A Demonstration of Management and Control of Resources in Large-scale Network Environments(BS-4. Network Design, Management and Control for Future Networked Systems)
- The MDX (Multi-Dimensional X'bar): A Class of Networks for Large Scale Multiprocessors (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
- Performance Evaluation of Instruction Set Architecture of MBP-light : a distributed memory controller for a large scale multiprocessor
- A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor(Software Defined Radio Technology and Its Applications)
- Architecture and Evaluation of a Third-Generation RHiNET Switch for High-Performance Parallel Computing( Development of Advanced Computer Systems)
- Grid Network Service-Web Services Interface Version 2 Achieving Scalable Reservation of Network Resources Across Multiple Network Domains via Management Plane
- Data Multicasting Procedure for Increasing Configuration Speed of Coarse Grain Reconfigurable Devices(Computer Systems)
- A Survey on Dynamically Reconfigurable Processors(Software Defined Radio Technology and Its Applications)
- Design and implementation of reconfigurable sensing system for networked robots
- Design and Implementation of RHiNET-2/NI0 : A Reconfigurable Network Interface for Cluster Computing
- Performance Evaluation of Instruction Set Architecture of MBP-Light in JUMP-1( Development of Advanced Computer Systems)
- Fault Tolerance of the TBSF (Tandem Banyan Switching Fabrics) and PBSF (Piled Banyan Switching Fabrics) (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
- Network Services Interface : An open standard for dynamic circuit service interoperability
- Special Section on Reconfigurable Systems
- High-Speed Fully-Adaptable CRC Accelerators