A Survey on Dynamically Reconfigurable Processors(<Special Section>Software Defined Radio Technology and Its Applications)
スポンサーリンク
概要
- 論文の詳細を見る
Dynamically reconfigurable processors are consisting of an array of processing elements whose functions and interconnections can be dynamically changed. 9 commercial systems are picked up, and their array structures, processing elements and interconnection architectures are classified.
- 社団法人電子情報通信学会の論文
- 2006-12-01
著者
-
Amano Hideharu
Department Of Information And Computer Science Keio University
-
Amano Hideharu
Department Of Computer Science Keio University
-
Amano Hideharu
Department Of Computer Science Graduate School Of Keio University
関連論文
- Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
- A link removal methodology for application-specific (リコンフィギャラブルシステム)
- A Parametric Study of Packet-Switched FPGA Overlay Networks
- Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device
- The MDX (Multi-Dimensional X'bar): A Class of Networks for Large Scale Multiprocessors (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
- Performance Evaluation of Instruction Set Architecture of MBP-light : a distributed memory controller for a large scale multiprocessor
- A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor(Software Defined Radio Technology and Its Applications)
- Data Multicasting Procedure for Increasing Configuration Speed of Coarse Grain Reconfigurable Devices(Computer Systems)
- A Survey on Dynamically Reconfigurable Processors(Software Defined Radio Technology and Its Applications)
- Design and implementation of reconfigurable sensing system for networked robots
- Design and Implementation of RHiNET-2/NI0 : A Reconfigurable Network Interface for Cluster Computing
- Performance Evaluation of Instruction Set Architecture of MBP-Light in JUMP-1( Development of Advanced Computer Systems)
- Fault Tolerance of the TBSF (Tandem Banyan Switching Fabrics) and PBSF (Piled Banyan Switching Fabrics) (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
- Special Section on Reconfigurable Systems
- High-Speed Fully-Adaptable CRC Accelerators