The MDX (Multi-Dimensional X'bar): A Class of Networks for Large Scale Multiprocessors (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
スポンサーリンク
概要
- 論文の詳細を見る
The recent advance of semiconductor technologies enable to produce a medium size of crossbar with reasonable cost. By making the best use of the high bandwidth of such crossbars, indirect networks including the base-m n-cube and HyperCross have been proposed and researched. In these networks, a node is connected other nodes through crossbars in multiple dimensions. Although these networks are practically used in commercial machines, almost no discussion on a class of networks including them has been done. In this paper, a network class called Multi-Dimensional X'bar (MDX) which includes the above two networks is defined. Several new networks in this class are proposed, and relationship between these networks and direct networks/multistage interconnection networks is discussed. Finally, routing methods for these new networks are proposed and the average distance is evaluated. Through the discussion and evaluation, the MDX supports higher bandwidth than the corresponding multistage interconnection network with smaller hardware than the corresponding direct network.
- 社団法人電子情報通信学会の論文
- 1996-08-25
著者
-
Murata Atsushi
Department Of Pediatrics Iwate Medical University
-
Murata Atsushi
Department Of Living Science Kyoto Prefectural University
-
Murata Atsushi
The Department Of Living Science Kyoto Prefectural Universtiy
-
AMANO Hideharu
Department of Information and Computer Science, Keio University
-
Amano Hideharu
Department Of Computer Science Keio University
-
BOKU Taisuke
Institute of Information Sciences and Electronics, University of Tsukuba
-
Boku Taisuke
Institute Of Information Sciences And Electronics University Of Tsukuba
-
Amano Hideharu
Department Of Computer Science Graduate School Of Keio University
関連論文
- Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
- A link removal methodology for application-specific (リコンフィギャラブルシステム)
- A Parametric Study of Packet-Switched FPGA Overlay Networks
- Osteoblast lineage properties in giant cell tumors of bone
- Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device
- The MDX (Multi-Dimensional X'bar): A Class of Networks for Large Scale Multiprocessors (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
- Performance Evaluation of Instruction Set Architecture of MBP-light : a distributed memory controller for a large scale multiprocessor
- A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor(Software Defined Radio Technology and Its Applications)
- Cardiocirculatory effects of patent ductus arteriosus in extremely low-birth-weight infants with respiratory distress syndrome
- Data Multicasting Procedure for Increasing Configuration Speed of Coarse Grain Reconfigurable Devices(Computer Systems)
- A Survey on Dynamically Reconfigurable Processors(Software Defined Radio Technology and Its Applications)
- Design and implementation of reconfigurable sensing system for networked robots
- Design and Implementation of RHiNET-2/NI0 : A Reconfigurable Network Interface for Cluster Computing
- Performance Evaluation of Instruction Set Architecture of MBP-Light in JUMP-1( Development of Advanced Computer Systems)
- Fault Tolerance of the TBSF (Tandem Banyan Switching Fabrics) and PBSF (Piled Banyan Switching Fabrics) (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
- Special Section on Reconfigurable Systems
- Dynamic postural control: Repetitive alternative rotation of the head and thorax
- High-Speed Fully-Adaptable CRC Accelerators