High-Speed Fully-Adaptable CRC Accelerators

スポンサーリンク

概要

• 論文の詳細を見る

• Cyclic Redundancy Check (CRC) is a well known error detection scheme used to detect corruption of digital content in digital networks and storage devices. Since it is a compute-intensive process which adversely affects performance, hardware acceleration using FPGAs has been tried and satisfactory performance has been achieved. However, recent extended usage of networks and storage systems require various correction capabilities for various CRC standards. Traditional hardware designs based on the LFSR (Linear Feedback Shift Register) tend to have fixed structure without such flexibility. Here, fully-adaptable CRC accelerator based on a table-based algorithm is proposed. The table-based algorithm is a flexible method commonly used in software implementations. It has been rarely implemented with the hardware, since it is believed that the operational speed is not enough. However, by using pipelined structure and efficient use of memory modules in FPGAs, it appeared that the table-based fixed CRC accelerators achieved better performance than traditional implementation. Based on the implementation, fully-adaptable CRC accelerator which eliminate the need for many non-adaptable CRC implementations is proposed. The accelerator has ability to process arbitrary number of input data and generates CRC for any known CRC standard, up to 65bits of generator polynomial, during run-time. Further, we modify Table generation algorithm in order to decrease its space complexity from O(nm) to O(n). On Xilinx Virtex 6 LX550T board, the fully-adaptable accelerators occupy between 1 to 2% area to produce maximum of 289.8Gbps at 283.1MHz if BRAM is deployed, or between 1.6 - 14% of area for 418Gbps at 408.9MHz if tables are implemented in logic. Proposed architecture enables further expansion of throughput by increasing a number of input bits M processed at a time.

著者

• Amano Hideharu

  Department Of Computer Science Graduate School Of Keio University

• AKAGIC Amila

  Department of Information and Computer Science, Keio University

関連論文

• Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
• A link removal methodology for application-specific (リコンフィギャラブルシステム)
• A Parametric Study of Packet-Switched FPGA Overlay Networks
• Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device
• The MDX (Multi-Dimensional X'bar): A Class of Networks for Large Scale Multiprocessors (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
• Performance Evaluation of Instruction Set Architecture of MBP-light : a distributed memory controller for a large scale multiprocessor
• A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor(Software Defined Radio Technology and Its Applications)
• Data Multicasting Procedure for Increasing Configuration Speed of Coarse Grain Reconfigurable Devices(Computer Systems)
• A Survey on Dynamically Reconfigurable Processors(Software Defined Radio Technology and Its Applications)
• Design and implementation of reconfigurable sensing system for networked robots
• Design and Implementation of RHiNET-2/NI0 : A Reconfigurable Network Interface for Cluster Computing
• Performance Evaluation of Instruction Set Architecture of MBP-Light in JUMP-1( Development of Advanced Computer Systems)
• Fault Tolerance of the TBSF (Tandem Banyan Switching Fabrics) and PBSF (Piled Banyan Switching Fabrics) (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
• Special Section on Reconfigurable Systems
• High-Speed Fully-Adaptable CRC Accelerators

もっと見る 閉じる

スポンサーリンク