A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs
スポンサーリンク
概要
- 論文の詳細を見る
- 2009-04-01
著者
-
KOIBUCHI Michihiro
National Institute of Informatics
-
Amano Hideharu
Keio Univ. Yokohama Jpn
-
Matsutani Hiroki
Keio Univ. Yokohama Jpn
-
Matsutani Hiroki
Graduate School Of Science And Technology Keio University
-
Wang Daihan
Department Of Information And Computer Science Keio University
-
AMANO Hideharu
Faculty of Science and Technology, Keio University
-
WANG Daihan
Faculty of Science and Technology, Keio University
-
MATSUTANI Hiroki
Faculty of Science and Technology, Keio University
-
Wang Daihan
Faculty Of Science And Technology Keio University
-
Amano Hideharu
Faculty Of Science And Technology Keio University
-
Matsutani Hiroki
Faculty Of Science And Technology Keio University
関連論文
- Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
- A Leakage Efficient Data TLB Design for Embedded Processors
- Architectural Design of Next-Generation Science Information Network(Advanced Transfer Technologies for the Next Generation Network)
- Evaluation of a multicore reconfigurable architecture (VLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (システムLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (リコンフィギャラブルシステム)
- Evaluation of a multicore reconfigurable architecture (コンピュータシステム)
- An On/Off Link Regulation for Low-Power InfiniBand
- A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs
- A link removal methodology for application-specific (リコンフィギャラブルシステム)
- A Port Combination Methodology for Application-Specific Networks-on-Chip on FPGAs(Reconfigurable System and Applications,Reconfigurable Systems)
- A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
- A Parametric Study of Packet-Switched FPGA Overlay Networks
- A Leakage Efficient Data TLB Design for Embedded Processors
- A Leakage Efficient Instruction TLB Design for Embedded Processors
- Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design
- A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation