Wang Daihan | Department Of Information And Computer Science Keio University

スポンサーリンク

概要

• Wang Daihanの詳細を見る
• 同名の論文著者
• Department Of Information And Computer Science Keio Universityの論文著者

関連著者

• KOIBUCHI Michihiro

  National Institute of Informatics

• Amano Hideharu

  Keio Univ. Yokohama Jpn

• Matsutani Hiroki

  Keio Univ. Yokohama Jpn

• Matsutani Hiroki

  Graduate School Of Science And Technology Keio University

• Wang Daihan

  Department Of Information And Computer Science Keio University

• AMANO Hideharu

  Faculty of Science and Technology, Keio University

• Amano Hideharu

  Faculty Of Science And Technology Keio University

• MATSUTANI Hiroki

  Department of Information and Computer Science, Keio University

• WANG Daihan

  Department of Information and Computer Science, Keio University

• AMANO Hideharu

  Department of Information and Computer Science, Keio University

• Amano Hideharu

  Department Of Computer Science Keio University

• Amano Hideharu

  Department Of Computer Science Graduate School Of Keio University

• WANG Daihan

  Faculty of Science and Technology, Keio University

• MATSUTANI Hiroki

  Faculty of Science and Technology, Keio University

• Wang Daihan

  Faculty Of Science And Technology Keio University

• Matsutani Hiroki

  Faculty Of Science And Technology Keio University

• IN Sen

  Department of Information and Computer Science, Keio University

• Amano Hideharu

  Graduate School Of Science And Technology Keio University

• In Sen

  Department Of Information And Computer Science Keio University

• Wang Daihan

  Graduate School of Science and Technology, Keio University

• YOSHIMI Masato

  Department of Information and Computer Science, Keio University

• Yoshimi Masato

  Department Of Information And Computer Science Keio University

• Matsutani Hiroki

  Graduate School of Information Science and Technology, The University of Tokyo

もっと見る 閉じる

著作論文

• Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
• A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs
• A link removal methodology for application-specific (リコンフィギャラブルシステム)
• A Port Combination Methodology for Application-Specific Networks-on-Chip on FPGAs(Reconfigurable System and Applications,Reconfigurable Systems)
• A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
• A Parametric Study of Packet-Switched FPGA Overlay Networks

スポンサーリンク