Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design

スポンサーリンク

概要

• 論文の詳細を見る

• Power consumption has recently emerged as a first class design constraint in system LSI designs. Specially, leakage power has occupied a large part of the total power consumption. Therefore, reduction of leakage power is indispensable for efficient design of high-performance system LSIs. Since 2006, we have carried out a research project called "Innovative Power Control for Ultra Low-Power and High-Performance System LSIs", supported by Japan Science and Technology Agency as a CREST research program. One of the major objectives of this project is reducing the leakage power consumption of system LSIs by innovative power control through tight cooperation and co-optimization of circuit technology, architecture, and system software designs. In this project, we focused on power gating as a circuit technique for reducing leakage power. Temporal granularity is one of the most important issue in power gating. Thus, we have developed a series of Geysers as proof-of-concept CPUs which provide several mechanisms of fine-grained run-time power gating. In this paper, we describe their concept and design, and explain why co-optimization of different design layers are important. Then, three kinds of power gating implementations and their evaluation are presented from the view point of power saving and temporal granularity.

著者

• Usami Kimiyoshi

  Department Of Information Science And Engineering Shibaura Institute Of Technology

• Amano Hideharu

  Faculty Of Science And Technology Keio University

• Namiki Mitaro

  Department Of Computer And Information Sciences Tokyo University Of Agriculture And Technology

• Nakamura Hiroshi

  Graduate School Of Information Science And Technology The University Of Tokyo

• KONDO Masaaki

  Graduate School of Information Systems, The University of Electro-Communications

• WANG Weihan

  Faculty of Science and Technology, Keio University

• OHTA Yuya

  Department of Information Science and Engineering, Shibaura Institute of Technology

• USAMI Kimiyoshi

  Department of Computer Science and Engineering, Waseda University

関連論文

• Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
• A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs
• A link removal methodology for application-specific (リコンフィギャラブルシステム)
• A Port Combination Methodology for Application-Specific Networks-on-Chip on FPGAs(Reconfigurable System and Applications,Reconfigurable Systems)
• A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
• A Parametric Study of Packet-Switched FPGA Overlay Networks
• Estimating colony locations of bumble bees with moving average model
• A Leakage Efficient Data TLB Design for Embedded Processors
• Dynamic Sleep Control for Finite-State-Machines to Reduce Active Leakage Power(Logic Synthesis)(VLSI Design and CAD Algorithms)
• Sleep Transistor Sizing Method Using Accurate Delay Estimation Considering Input Vector Pattern and Non-linear Current Model
• Adaptive Data Compression on 3D Network-on-Chips
• Adaptive Data Compression on 3D Network-on-Chips
• Design and Implementation Fine-grained Power Gating on Microprocessor Functional Units
• Evaluation of a New Power-Gating Scheme Utilizing Data Retentiveness on Caches
• A Prototype System for Many-Core Architecture SMYLEref with FPGA Evaluation Boards
• Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design
• Floorplan Driven Architecture and High-Level Synthesis Algorithm for Dynamic Multiple Supply Voltages

もっと見る 閉じる

スポンサーリンク