Sleep Transistor Sizing Method Using Accurate Delay Estimation Considering Input Vector Pattern and Non-linear Current Model
スポンサーリンク
概要
- 論文の詳細を見る
- 2011-12-01
著者
-
Usami Kimiyoshi
Department Of Information Science And Engineering Shibaura Institute Of Technology
-
NAKAMURA HIROSHI
Graduate School of Life and Environmental Sciences, University of Tsukuba
-
TAKEDA Seidai
Graduate School of Engineering, The University of Tokyo
-
KIM Kyundong
Graduate School of Engineering, The University of Tokyo
-
Kim Kyundong
Graduate School Of Engineering The University Of Tokyo
-
Takeda Seidai
Graduate School Of Engineering The University Of Tokyo
-
Nakamura Hiroshi
Graduate School Of Information Science And Technology The University Of Tokyo
-
USAMI Kimiyoshi
Department of Computer Science and Engineering, Waseda University
関連論文
- Estimating colony locations of bumble bees with moving average model
- Dynamic Sleep Control for Finite-State-Machines to Reduce Active Leakage Power(Logic Synthesis)(VLSI Design and CAD Algorithms)
- Sleep Transistor Sizing Method Using Accurate Delay Estimation Considering Input Vector Pattern and Non-linear Current Model
- Adaptive Data Compression on 3D Network-on-Chips
- Adaptive Data Compression on 3D Network-on-Chips
- Evaluation of a New Power-Gating Scheme Utilizing Data Retentiveness on Caches
- Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design
- Floorplan Driven Architecture and High-Level Synthesis Algorithm for Dynamic Multiple Supply Voltages