Evaluation of a New Power-Gating Scheme Utilizing Data Retentiveness on Caches
スポンサーリンク
概要
- 論文の詳細を見る
Caches are one of the most leakage consuming components in modern processor because of massive amount of transistors. To reduce leakage power of caches, several techniques using power-gating (PG) were proposed. Despite of its high leakage saving, a side effect of PG for caches is the loss of data during a sleep. If useful data is lost in sleep mode, it should be fetched again from a lower level memory. This consumes a considerable amount of energy, which very unfortunately mitigates the leakage saving. This paper proposes a new PG scheme considering data retentiveness of SRAM. After entering the sleep mode, data of an SRAM cell is not lost immediately and is usable by checking the validity of the data. Therefore, we utilize data retentiveness of SRAM to avoid energy overhead for data recovery, which results in further chance of leakage saving. To check availability, we introduce a simple hardware whose overhead is ignorable. Our experimental result shows that utilizing data retentiveness saves up to 32.42% of more leakage than conventional PG.
著者
-
Miwa Shinobu
Graduate School Of Engineering Tokyo University Of Agriculture And Technology
-
Kim Kyundong
Graduate School Of Engineering The University Of Tokyo
-
Takeda Seidai
Graduate School Of Engineering The University Of Tokyo
-
Nakamura Hiroshi
Graduate School Of Information Science And Technology The University Of Tokyo
-
MIWA Shinobu
Graduate School of Information Science and Technology, The University of Tokyo
関連論文
- An EDP Study on the Optimal Pipeline Depth for Pipeline Stage Unification Adoption
- A Two-phase, Cooperative Detailed/Global Parallel Wire Routing Algorithm
- A Dynamic Control Mechanism for Pipeline Stage Unification by Identifying Program Phases
- Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection
- Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection(集積回路技術とアーキテクチャ技術の協調・融合へ向けた,プロセッサ,並列処理,システムLSIアーキテクチャ及び一般)
- Estimating colony locations of bumble bees with moving average model
- ReVolver/C40 : A Scalable Parallel Computer for Volume Rendering-Design and Implementation-(Development of Advanced Computer Systems)
- Parallel Cloth Simulation with Adaptive Mesh Refinement and Coarsening Using OpenMP on Fujitsu HPC2500(Parallel Processing Applications)
- An approach towards fast simulation of virtual cloth with adaptive mesh refinement and coarsening on Fujitsu HPC2500
- Priority Enhanced Stride Scheduling
- Sleep Transistor Sizing Method Using Accurate Delay Estimation Considering Input Vector Pattern and Non-linear Current Model
- Adaptive Data Compression on 3D Network-on-Chips
- Adaptive Data Compression on 3D Network-on-Chips
- Evaluation of a New Power-Gating Scheme Utilizing Data Retentiveness on Caches
- Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design