A Leakage Efficient Data TLB Design for Embedded Processors

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a leakage efficient data TLB (Translation Look-aside Buffer) design for embedded processors. Due to the data locality in programs, data TLB references tend to hit only a small number of pages during short execution intervals. After dividing the overall execution time into smaller time slices, a leakage reduction mechanism is proposed to detect TLB entries which actually serve for virtual-to-physical address translations within each time slice. Thus, with the integration of the dual voltage supply technique, those TLB entries which are not used for address translations can be put into low leakage mode (with lower voltage supply) to save power. Evaluation results with eight MiBench programs show that the proposed design can reduce the leakage power of a data TLB by 37% on average, with performance degradation less than 0.01%.

• 2011-01-01

著者

• Amano Hideharu

  Keio Univ. Yokohama Jpn

• LEI Zhao

  Faculty of Science and Technology, Keio University

• XU Hui

  Faculty of Science and Technology, Keio University

• IKEBUCHI Daisuke

  Faculty of Science and Technology, Keio University

• SUNATA Tetsuya

  Department of Computer and Information Sciences, Tokyo University of Agriculture and Technology

• AMANO Hideharu

  Faculty of Science and Technology, Keio University

• ZHAO LEI

  慶大

• HUI XU

  慶大

• SUNATA TETSUYA

  東京農工大

• NAMIKI MITARO

  東京農工大

• Amano Hideharu

  Faculty Of Science And Technology Keio University

• Namiki Mitaro

  Department Of Computer And Information Sciences Tokyo University Of Agriculture And Technology

• Sunata Tetsuya

  Department Of Computer And Information Sciences Tokyo University Of Agriculture And Technology

• Ikebuchi Daisuke

  Faculty Of Science And Technology Keio University

関連論文

• Performance and cost evaluations of on-chip network topologies in FPGAs (リコンフィギャラブルシステム)
• A Leakage Efficient Data TLB Design for Embedded Processors
• Cache controller design with run-time power gating (計算機アーキテクチャ・2008年並列/分散/協調処理に関する『佐賀』サマー・ワークショップ(SWoPP佐賀2008)--研究会・連続同時開催)
• Reducing power of TLB with power-gating technique on microprocessor (計算機アーキテクチャ・2008年並列/分散/協調処理に関する『佐賀』サマー・ワークショップ(SWoPP佐賀2008)--研究会・連続同時開催)
• Evaluation of a multicore reconfigurable architecture (VLSI設計技術)
• Evaluation of a multicore reconfigurable architecture (システムLSI設計技術)
• Evaluation of a multicore reconfigurable architecture (リコンフィギャラブルシステム)
• Evaluation of a multicore reconfigurable architecture (コンピュータシステム)
• An On/Off Link Regulation for Low-Power InfiniBand
• A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs
• A link removal methodology for application-specific (リコンフィギャラブルシステム)
• A Port Combination Methodology for Application-Specific Networks-on-Chip on FPGAs(Reconfigurable System and Applications,Reconfigurable Systems)
• A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
• A Parametric Study of Packet-Switched FPGA Overlay Networks
• Development of a Thread Scheduler for SMT Processor Architecture
• 論理スレッド番号により管理されるキャッシュを持つマルチスレッドプロセッサの性能評価
• 論理スレッド番号により管理されるキャッシュを持つマルチスレッドプロセッサの性能評価
• A Leakage Efficient Data TLB Design for Embedded Processors
• A Leakage Efficient Instruction TLB Design for Embedded Processors
• Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design

もっと見る 閉じる

スポンサーリンク