An Analytic Time Jitter Equation of NRZ Signals in Uniformly Loaded PCB Transmission Lines
スポンサーリンク
概要
- 論文の詳細を見る
An analytic equation was derived for the time jitter of digital NRZ signals due to inter-symbol interference in the PCB transmission lines loaded by DRAM chips which are located in uniform spacing. The inter-symbol interference is caused by a low-pass filtering effect of the loaded transmission line. Good agreements were observed between the equation and measurements with an average error of 17.5%.
- 社団法人電子情報通信学会の論文
- 2001-09-01
著者
-
Cho S‐i
Dram Design Samsung Electronics Company
-
Park H‐j
Pohang Univ. Sci. And Technol. Kyungbuk Kor
-
Park Hong-june
Vlsi Systems Laboratory Pohang University Of Science And Technology (postech)
-
Park Jin-seok
Ic Laboratory Pohang University Of Science And Technology(postech)
-
Park H‐j
Pohang Univ. Sci. And Technol. (postech) Kor
-
Cho Seong-ik
Hynix Semiconductor
-
Cho Soo-in
Product Development Center Memory Division Samsung Electronics
-
Cho Soo-in
Dram Design Samsung Electronics Company
-
Park Hong-june
Department Of Electrical Engineering Pohang University Of Science And Technology
-
SOHN Young-Soo
Department of Electrical Engineering, Pohang University of Science and Technology
-
PARK Won-Ki
IC Laboratory, Pohang University of Science and Technology(POSTECH)
-
SOHN Young-Soo
IC Laboratory, Pohang University of Science and Technology(POSTECH)
-
PARK Hong-June
IC Laboratory, Pohang University of Science and Technology(POSTECH)
-
Sohn Young-soo
Department Of Electrical Engineering Pohang University Of Science And Technology
-
Sohn Young-soo
Physics Department Hanyang University
-
Park Won-ki
Ic Laboratory Pohang University Of Science And Technology(postech)
-
PARK Hong-June
IC Lab., Department of Electronic Engineering, Pohang University of Science and Technology (POSTECH)
関連論文
- A Low-Power Half-Swing Clocking Scheme for Flip-Flop with Complementary Gate and Source Drive
- Single-Chip Implementation of a 32-bit Motor-Drive-Specific Microcontroller with Floating-Point Unit (Special Issue on Integrated Electronics and New System Paradigms)
- Line Width Variation due to Global Topography
- A Temperature- and Supply-Insensitive Fully On-Chip 1Gb/s CMOS Open-Drain Output Driver for High-Bandwidth DRAMs
- Two-Phase Boosted Voltage Generator for Low-Voltage Giga-Bit DRAMs
- 16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
- Variable V_<CC> Design Techniques for Battery-Operated DRAM's (Special Section on the 1992 VLSI Circuits Symposium)
- A Decision Feedback Equalizing Receiver for the SSTL SDRAM Interface with Clock-Data Skew Compensation(Integrated Electronics)
- An Analytic Time Jitter Equation of NRZ Signals in Uniformly Loaded PCB Transmission Lines
- CMOS Sense-Amplifier Type Flip-Flop Having Improved Setup/Hold Margin(Integrated Electronics)
- A Paired MOS Charge Pump for Low Voltage Operation(Electronic Circuits)
- Fully On-Chip Current Controlled Open-Drain Output Driver for High-Bandwidth DRAMs
- An 8-GS/s 4-Bit 340 mW CMOS Time Interleaved Flash Analog-to-Digital Converter(Analog Circuit Techniques and Related Topics)
- An 8-Bit 200MS/s CMOS Folding/Interpolating Analog-to-Digital Converter
- Characterization of 193 nm Chemically Amplified Resist during Post Exposure Bake and Post Exposure Delay
- Photoresist Exposure Parameter Extraction from Refractive Index Change during Exposure
- Adaptive Biasing Folded Cascode CMOS OP Amp with Continuous-Time Push-Pull CMFB Scheme
- A Temperature-Insensitive Current Controlled CMOS Output Driver